

# Release Notes

## Intel® Platform Controller Hub (PCH) Chipset Initialization (Chipset\_Init) Format 2.0

- Tiger Lake UP3 and UP4

Date: May 11, 2020

### INTEL CONFIDENTIAL

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at intel.com.

Intel technologies may require enabled hardware, specific software, or services activation. Check with your system manufacturer or retailer.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

Intel, the Intel logo, are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

© 2018 Intel Corporation. All rights reserved.

### Platform Support:

The latest Intel® Platform Controller Hub (PCH) Chipset Initialization (Chipset\_Init) Format 2.0 binary file supports the following:

- TglPchLpChipsetInitZ0V5.bin= Tiger Lake PCH-LP Z0
- TglPchLpChipsetInitA0V11.bin= Tiger Lake PCH-LP A0

### REVISION HISTORY:

Binary File	PCH SKU	PCH Stepping Identifier (yy)	Chipset_Init Version Hex (Dec)	Description
TglPchLpChipsetInitZ0V4	Z0	0xF0	0x04 (4)	Initial Release for Z0
TglPchLpChipsetInitZ0V5	Z0	0xF0	0x05 (5)	V4 incorporated incorrect OPI-DMI PHY Mode register setting. V5 writes the correct OPI-DMI PHY Mode register setting value
TglPchLpChipsetInitA0V8	A0	0x00	0x08 (8)	Initial Release for A0
TglPchLpChipsetInitA0V10	A0	0x00	0x0A (10)	<ul style="list-style-type: none"><li>• Incorporates updated Modular PHY (ModPHY) PCH PCIe* Gen1 Rx L0s settings for improved margins</li><li>• Incorporates latest OPI-DMI PHY Mode recipe Revision 3.0</li></ul>
TglPchLpChipsetInitA0V11	A0	0x00	0x0B (11)	Incorporates updated Modular PHY (ModPHY) recipe revision 9p08