



Edition 1.0 2015-04

INTERNATIONAL STANDARD



Digital video interface - Gigabit video interface for multimedia systems





THIS PUBLICATION IS COPYRIGHT PROTECTED Copyright © 2015 IEC, Geneva, Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester. If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information.

IEC Central Office Tel.: +41 22 919 02 11 3, rue de Varembé Fax: +41 22 919 03 00

CH-1211 Geneva 20 info@iec.ch Switzerland www.iec.ch

About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigenda or an amendment might have been published.

IEC Catalogue - webstore.iec.ch/catalogue

The stand-alone application for consulting the entire bibliographical information on IEC International Standards, Technical Specifications, Technical Reports and other documents. Available for PC, Mac OS, Android Tablets and iPad

IEC publications search - www.iec.ch/searchpub

The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee,...). It also gives information on projects, replaced and withdrawn publications.

IEC Just Published - webstore.iec.ch/justpublished

Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and also once a month by email.

Electropedia - www.electropedia.org

The world's leading online dictionary of electronic and electrical terms containing more than 30 000 terms and definitions in English and French, with equivalent terms in 15 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.

IEC Glossary - std.iec.ch/glossary

More than 60 000 electrotechnical terminology entries in English and French extracted from the Terms and Definitions clause of IEC publications issued since 2002. Some entries have been collected from earlier publications of IEC TC 37, 77, 86 and CISPR.

IEC Customer Service Centre - webstore.iec.ch/csc

If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: csc@iec.ch.



Edition 1.0 2015-04

INTERNATIONAL STANDARD



Digital video interface - Gigabit video interface for multimedia systems

INTERNATIONAL ELECTROTECHNICAL COMMISSION

ICS 33.160.40; 33.160.60; 35.200

ISBN 978-2-8322-2543-1

Warning! Make sure that you obtained this publication from an authorized distributor.

CONTENTS

	4
INTRODUCTION	6
1 Scope	7
2 Normative references	7
3 Terms, definitions and abbreviations	7
3.1 Terms and definitions	7
3.2 Abbreviations	9
4 Architecture	10
5 Electrical characteristics	11
5.1 DC electrical specifications	11
5.2 AC electrical specifications	
6 Front-end	13
6.1 General	
6.2 TX front-end	
6.3 RX front-end	
7 Transition state link	
8 Protocol	
8.1 General	
8.2 Encoder	
8.3 Decoder	
9 Transmission system and transmission line of electrical characteristics	
Annex A (informative) Multiple link application	
A.1 Single link application example	
A.1.2 Data mapping of single link transmission	
A. I.Z Data mapping of single link transmission	
	20
A.2 Multiple link application example	
A.2 Multiple link application example	20
A.2 Multiple link application example	20 21
A.2 Multiple link application example	20 21
A.2 Multiple link application example	20 21 22
A.2 Multiple link application example A.2.1 Block diagram for 2-pair parallel transmission A.2.2 Data mapping of 2-pair transmission Bibliography Figure 1 – Architecture of the GVIF	20 21 22
A.2 Multiple link application example	20 21 22 10
A.2 Multiple link application example A.2.1 Block diagram for 2-pair parallel transmission. A.2.2 Data mapping of 2-pair transmission. Bibliography. Figure 1 – Architecture of the GVIF. Figure 2 – VOD, VOS diagram. Figure 3 – Transmitter eye mask specifications (TP1).	20211011
A.2 Multiple link application example A.2.1 Block diagram for 2-pair parallel transmission A.2.2 Data mapping of 2-pair transmission Bibliography Figure 1 – Architecture of the GVIF Figure 2 – VOD, VOS diagram Figure 3 – Transmitter eye mask specifications (TP1) Figure 4 – Front-end block diagram	2021101112
A.2 Multiple link application example A.2.1 Block diagram for 2-pair parallel transmission. A.2.2 Data mapping of 2-pair transmission. Bibliography. Figure 1 – Architecture of the GVIF Figure 2 – VOD, VOS diagram Figure 3 – Transmitter eye mask specifications (TP1). Figure 4 – Front-end block diagram. Figure 5 – Transition state link.	20101112
A.2 Multiple link application example A.2.1 Block diagram for 2-pair parallel transmission A.2.2 Data mapping of 2-pair transmission Bibliography Figure 1 – Architecture of the GVIF Figure 2 – VOD, VOS diagram Figure 3 – Transmitter eye mask specifications (TP1) Figure 4 – Front-end block diagram Figure 5 – Transition state link Figure 6 – Encoder output diagram	2010111213
A.2 Multiple link application example A.2.1 Block diagram for 2-pair parallel transmission A.2.2 Data mapping of 2-pair transmission Bibliography Figure 1 – Architecture of the GVIF Figure 2 – VOD, VOS diagram Figure 3 – Transmitter eye mask specifications (TP1) Figure 4 – Front-end block diagram Figure 5 – Transition state link Figure 6 – Encoder output diagram Figure 7 – C format word	201011131415
A.2.1 Block diagram for 2-pair parallel transmission. A.2.2 Data mapping of 2-pair transmission. Bibliography. Figure 1 – Architecture of the GVIF. Figure 2 – VOD, VOS diagram. Figure 3 – Transmitter eye mask specifications (TP1). Figure 4 – Front-end block diagram. Figure 5 – Transition state link. Figure 6 – Encoder output diagram. Figure 7 – C format word. Figure 8 – H format word.	201012131415
A.2 Multiple link application example A.2.1 Block diagram for 2-pair parallel transmission A.2.2 Data mapping of 2-pair transmission Bibliography Figure 1 – Architecture of the GVIF Figure 2 – VOD, VOS diagram Figure 3 – Transmitter eye mask specifications (TP1) Figure 4 – Front-end block diagram Figure 5 – Transition state link Figure 6 – Encoder output diagram Figure 7 – C format word Figure 8 – H format word Figure 9 – Transmission system	201013151617
A.2 Multiple link application example A.2.1 Block diagram for 2-pair parallel transmission A.2.2 Data mapping of 2-pair transmission Bibliography Figure 1 – Architecture of the GVIF Figure 2 – VOD, VOS diagram Figure 3 – Transmitter eye mask specifications (TP1) Figure 4 – Front-end block diagram Figure 5 – Transition state link Figure 6 – Encoder output diagram Figure 7 – C format word Figure 8 – H format word Figure 9 – Transmission system Figure 10 – Transmission line tolerance impedance	20101214151617
A.2 Multiple link application example A.2.1 Block diagram for 2-pair parallel transmission A.2.2 Data mapping of 2-pair transmission Bibliography. Figure 1 – Architecture of the GVIF Figure 2 – VOD, VOS diagram Figure 3 – Transmitter eye mask specifications (TP1) Figure 4 – Front-end block diagram Figure 5 – Transition state link Figure 6 – Encoder output diagram Figure 7 – C format word Figure 8 – H format word Figure 9 – Transmission system Figure 10 – Transmission line tolerance impedance Figure 11 – Transmission loss	20211011131415161718
A.2 Multiple link application example A.2.1 Block diagram for 2-pair parallel transmission A.2.2 Data mapping of 2-pair transmission Bibliography Figure 1 – Architecture of the GVIF Figure 2 – VOD, VOS diagram Figure 3 – Transmitter eye mask specifications (TP1) Figure 4 – Front-end block diagram Figure 5 – Transition state link Figure 6 – Encoder output diagram Figure 7 – C format word Figure 8 – H format word Figure 9 – Transmission system Figure 10 – Transmission line tolerance impedance	201011121415161617

Figure A.3 – Multiple link application block diagram	20
Figure A.4 – Pixel configuration when using 2-pairs	21
Table 1 – DC electrical specifications of the transmitter	11
Table 2 – DC electrical specifications of the receiver	12
Table 3 – AC electrical specifications of the transmitter	12
Table 4 – AC electrical specifications of the receiver	12
Table 5 – 4B5B conversion	16
Table 6 – VSYNC, HSYNC, DE, CNTL/AUX, SDA, TDA transition and the corresponding header	17

INTERNATIONAL ELECTROTECHNICAL COMMISSION

DIGITAL VIDEO INTERFACE – GIGABIT VIDEO INTERFACE FOR MULTIMEDIA SYSTEMS

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 62889 has been prepared by subcommittee technical area 4: Digital system interfaces and protocols, of IEC technical committee 100: Audio, video and multimedia systems and equipment.

The text of this standard is based on the following documents:

CDV	Report on voting
100/2193/CDV	100/2298/RVC

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

This publication has been drafted in accordance with the ISO/IEC Directives, Part 2.

The committee has decided that the contents of this publication will remain unchanged until the stability date indicated on the IEC website under "http://webstore.iec.ch" in the data related to the specific publication. At this date, the publication will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- · amended.

A bilingual version of this publication may be issued at a later date.

IMPORTANT – The 'colour inside' logo on the cover page of this publication indicates that it contains colours which are considered to be useful for the correct understanding of its contents. Users should therefore print this document using a colour printer.

INTRODUCTION

This International Standard is based on a standard JEITA CP-6101: Digital monitor interface GVIF that was originally specified by the Japan Electronics and Information Technology Industries Association (JEITA).

The gigabit video interface (GVIF) is a serial point to point interface supporting uncompressed digital video links that was designed to address the needs of automotive navigation and entertainment systems, etc., to transport base band digital video information. The GVIF applies low voltage differential signaling (LVDS) technology and makes use of a thin cable consisting of a single shielded twisted pair of conductors that exhibits high noise immunity and low EMI, and is optimized for small size and low weight. The GVIF supports display resolutions ranging from WQVGA through WUXGA with maximum 24 bit per pixel colour video data, and can transmit base band video signal over cable lengths over 10 m. When paired with high bandwidth data content protection (HDCP), the GVIF's standard functions and features address all of the requirements for delivering content protected video from a source to a video display monitor. Optionally, the GVIF supports audio data transmission and user data transmission.

The Association of Radio Industry Business (ARIB) refers the GVIF in its standard ARIB STD-B21 as one of authorized digital video output interfaces.

DIGITAL VIDEO INTERFACE – GIGABIT VIDEO INTERFACE FOR MULTIMEDIA SYSTEMS

1 Scope

This International Standard describes a serial digital interface, gigabit video interface (GVIF) for the interconnection of digital video equipment. The GVIF is primarily intended to carry high-speed digital video data for general usage and is well suited for multimedia entertainment systems in a vehicle.

This International Standard specifies the physical layer of the interface including transmission line characteristics and electrical characteristics of transmitter and receiver. Mechanical and physical specifications of connectors are not included.

2 Normative references

The following documents, in whole or in part, are normatively referenced in this document and are indispensable for its application. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

IEC 62315-1:2003, DTV profiles for uncompressed digital video interfaces – Part 1: General

ITU-R BT.601-5, Studio encoding parameters of digital television for standard 4:3 and wide-screen 16:9 aspect ratios

ITU-R BT.656-5, Interface for digital component video signals in 525-line and 625-line television systems operating at the 4:2:2 level of Recommendation ITU-R BT.601

3 Terms, definitions and abbreviations

3.1 Terms and definitions

For the purposes of this document, the following terms and definitions apply.

3.1.1

DE

display enable signal given in IEC 62315-1

3.1.2

HSYNC

display horizontal synchronous signal given in IEC 62315-1

3.1.3

VSYNC

display vertical synchronous signal given in IEC 62315-1

3.1.4

RGB

display red, green, blue colour data input (TX) or output (RX) given in ITU-R BT.601-5 and ITU-R BT.656-5

3.1.5

YU(Cb)V(Cr)

display Y, U (Cb), V (Cr) pixel data input (TX) or output (RX) given in ITU-R BT.601-5 and ITU-R BT.656-5

3.1.6

CNTL/AUX

down-stream user defined signal or audio enable signal

3.1.7

P[23:0]

digital signal data like a 24 bit colour video data such as RGB or YU (Cb) V (Cr) data input (TX) or output (RX)

3.1.8

GVIF RX

circuit that receives the serial signal from a shielded-pair transmission line, decodes them and outputs to convert into the parallel video signal

3.1.9

GVIF TX

circuit that receives the parallel video signal, the control signals, and encodes them into serial data to send a signal by driving a shielded-pair transmission line

3.1.10

LOS

loss of signal

detection signal, asserted when the differential input signal at the receiver cannot receive

3.1.11

RX front-end

front-end block of receiver side

3.1.12

SDA

serial data

down-stream signal

3.1.13

SDATAP

down-stream positive-phase side signal of the differential serial data

3.1.14

SDATAN

down-stream negative-phase side signal of the differential serial data

3.1.15

REFRQP

current source signal for reference clock request from Rx side

3.1.16

REFRQN

current source signal for reference clock request from Rx side as well as REFRQP

3.1.17

SFTCLK

oixel clock

clock for capture of the parallel video data per pixel

3.1.18

TDA

transmit data

down-stream user defined signal

3.1.19

TX front-end

front-end block of transmitter side

3.1.20

UDA

user data

up-stream user defined signal

3.1.21

IRQ

up-stream common-mode reference request current for REFRQP/N

3.1.22

vos

common-mode voltage amplitude of reference request

3.1.23

VOD

differential voltage amplitude for SDATAP/N

3.1.24

VDD

power supply on the transmitter side

3.1.25

V SDATAP

single-ended voltage of SDATAP

3.1.26

V_SDATAN

single-ended voltage of SDATAN

3.1.27

TP1

transmitter end point for eye mask specification

3.1.28

normalized differential voltage

voltage of transmitter output point

3.1.29

UI

normalized time unit interval of transmitter output point

3.2 Abbreviations

AC Alternating Current

DC Direct Current

EMI Electro-Magnetic Interference

GVIF Gigabit Video InterFace

LSB Least Significant Bit


LVDS Low Voltage Differential Signaling

MSB Most Significant Bit

4 Architecture

Figure 1 illustrates the architecture of the GVIF. The fundamental operation of the GVIF is a simultaneous bi-directional data transmission technology, in which the low voltage differential signal is transmitted down from the transmitter side to the receiver side, and the common-mode voltage signal is transmitted up from the receiver side to the transmitter side through a shielded twisted differential pair cable.

The shielded twisted pair transmission line has the characteristic impedance Z_0 (see Figure 10), the line is terminated to VDD by RT of (50 \pm 15) Ω on the transmitter side, and is terminated carrying differential data in RL of (100 \pm 5) Ω on the receiver side.



where

RT are the pull-up terminated load resistors on the transmitter side (50 \pm 15) Ω ;

 Z_0 is the characteristic impedance of the shielded twisted pair transmission line;

RL is the terminated resistor between differential data lines on the receiver side (100 \pm 5) Ω ; *C* are AC coupling capacitors.

SDATAP/SDATAN are the down-stream positive and negative phases side signals carrying differential serial data.

REFRQP (UDAP)/REFRQN (UDAN) is the up-stream REFREQ common-mode current signal or UDA common-mode current user defined data signal. UDAP/UDAN are optional.

SHIELD (GND) is the GND and shielded ground for cable.

 Z_{req} is a blocking filter for the up-stream signal. It can use resistors or inductors depending on the system implementation.

Figure 1 - Architecture of the GVIF


5 Electrical characteristics

5.1 DC electrical specifications

The DC electrical specifications of the transmitter side are shown in Table 1, and the DC electrical specifications of the receiver side are shown in Table 2.

Table 1 – DC electrical specifications of the transmitter

	Differential output peak to peak voltage (SDATAP/N)	Common mode voltage (SDATAP/N)		Input REFRQ assert current (SDATAP/N)	Input REFRQ de- assert current (SDATAP/N)
	mV	V		mA	mA
	Condition:	Condition:	Condition:		
	$RT = 50 \Omega$	$RT = 50 \Omega$	$RT = 50 \Omega$		
	RL = 100 Ω	$RL = 100 \Omega$ $RL = 100 \Omega$			
		IRQ = 0 mA	<i>IRQ</i> = 11 mA		
Minimum	690	VDD −0,55	<i>VDD</i> −1,2		-2,0
Typical	800				
Maximum	910	VDD −0,35	<i>VDD</i> −0,8	-7,3	






Figure 2 - VOD, VOS diagram

Table 2 - DC electrical specifications of the receiver

	Output HIGH current (REFRQP/N)	Output LOW current (REFRQP/N)
	mA	mA
Minimum	-0,1	7,4
Maximum 0,1		11

5.2 AC electrical specifications

The AC electrical specifications of the transmitter side are shown in Table 3 and Figure 3 shows a transmitter end point eye specification (TP1). The AC electrical specifications of the receiver side are shown in Table 4.

Table 3 – AC electrical specifications of the transmitter

	SFTCLK frequency	UDA data rate (up-stream)	SFTCLK duty factor
	MHz	Mbit/s	%
Minimum	7,6	0,01	40
Maximum	160	2,41	60




Figure 3 – Transmitter eye mask specifications (TP1)

Table 4 – AC electrical specifications of the receiver

SFTCLK frequency		UDA data rate (up-stream)	
	MHz	Mbit/s	
Minimum	7,6	0,01	
Maximum	160	2,41	

6 Front-end

6.1 General

The front-end block diagram of GVIF is shown in Figure 4.




Figure 4 – Front-end block diagram

6.2 TX front-end

The TX front-end consists of a termination circuit, a down-stream driver and an up-stream receiver. The termination circuit consists of 2 resistors RL, and the SDATAP/N differential signal is pulled up to voltage reference (VDD) with a $(50\pm15)\,\Omega$ resistor. The down-stream driver consists of a differential current output circuit that is driven by the serial signal from the encoder. The up-stream receiver detects the common-mode signal which RX sends through the shielded twisted pair line. The input to the down-stream driver has two modes. One is the serialized actual encoded video data input mode and the other is the reference clock signal for REFREQ hand-shake input mode. These two modes activate depending on the common-mode signal level. The common-mode signal level is normally high. When a long low level pulse is detected, the up-stream receiver activates the REFREQ signal, and changes a mode of the encoder into the reference clock mode. In case of the optional up-stream user data transmission, the up-stream receiver outputs the common-mode voltage as an UDA signal by using binary digital data sent to the encoder. In this case, the upper limit of the low pulse time is 100 μs .


6.3 RX front-end

The Rx front-end consists of AC capacitors, a termination resistor RT (100 ± 5) Ω , a down-stream receiver and an up-stream driver. The down-stream receiver consists of a differential input detection circuit which receives the transmission potential differential signal through the shielded twisted pair line. The up-stream driver drives the up-stream transmission signal applying a current through the termination resistor Rx through the shielded twisted pair transmission line. (A recommended transmission system and transmission line for electrical characteristics is specified in Clause 5.)

7 Transition state link

The transition state link of GVIF shall meet the procedure described below.

There are two states in the connection link between GVIF TX and GVIF RX. One is the state transmitting differential signal with a reference clock, the other is the state transmitting the H format word or the C format word. In the former state, the TX encoder is in the reference clock output mode and the RX decoder is in the reference clock request mode. In the later state, the TX encoder changes into the encoder mode and the RX decoder changes into the decoder mode. The state transition switching diagram of the encoder and the decoder is shown in the Figure 5.



State0 (normal)		The C/H format word is transmitted down from the TX in the encoder mode to the RX, and the deactivation signal REFREQ is transmitted p from the RX in the decoder mode to the TX.
Transition1		Transition to the reference clock request mode after finding an irregular HSYNC when the RX decodes.
State1	:	The RX transmits up the activate signal REFREQ.
Transition2		The TX transits to the reference clock output mode when the activate signal REFREQ is detected.
State2	:	The TX transmits down the reference clock, and the RX adjusts the internal sampling clock.
Transition3	:	The RX transits to the decoder mode after the internal sampling clock adjustment.
State3	:	The RX transmits up the inactivate signal REFREQ.
Transition4	:	The TX transits to the encoder mode when the inactivate signal REFREQ is detected.
State4		P[23:0] transmits continuously the H/C format word equivalent all zero until the TX transmits (VSYNX, HSYNC) (1,1) \rightarrow (1,0) 60 times.
Transition5	:	Return to normal when the signal has been transmitted 60 times.

Figure 5 - Transition state link

8 Protocol

8.1 General

The encoder encodes the 30 bit of data (P[23:0], HSYNC, VSYNC, DE, CNTL, SDA and TDA) in synchronization with the input of SFTCLK, and outputs 1 bit of the serial signal S to the TX front-end.

To ensure the DC balance data and a reasonable transition, it is required to generate a synchronization pattern for each word in synchronization with the falling edge of HSYNC at the receiver.

8.2 Encoder

The encoder encodes the full 30 bit of input data (P[23:0], HSYNC, VSYNC, DE, CNTRL, SDA and TDA) synchronized with SFTCLK, and outputs a 1 bit serial signal S to the TX front-end. The signal is coded after dividing into the following data.

- a) Broadband data P[23:0] (24 bits), no transition data.
- b) Time mark data HSYNC, VSYNC, DE, CNTL, SDA and TDA (6 bit).

 Transition frequency of the signal is limited by the logical specification coding.

The broadband data are normally converted to 1 bit data, but in case of the time mark data, the transition is converted to 1 bit data. When there is no transition in the time mark data the broadband data are converted to the C format with 20 % overhead. When there is a time mark transition, the broadband data are converted to the H format with 6 bit header and 24 bit broadband data.

The broadband data and the time mark data are output as a serial signal S led by the MSB after conversion into a 30 bit length C format word or H format word.

The C format word is used when there is no time mark data transition at the previous pixel clock cycle, and the H format word is used when there is/are one or more time mark data transition(s) at the previous pixel clock cycle. (See Figure 6).




Figure 6 - Encoder output diagram

The C format word consists of the combined six codes of 5 bit which is generated by the 4B5B conversion braking the broadband data P[23:0] by 4bit. (See Figure 7).




Figure 7 - C format word

Table 5 - 4B5B conversion

4 bit data MSB – LSB	5 bit code MSB – LSB	4 bit data MSB – LSB	5 bit code MSB – LSB
"0 0 0 0"	"0 0 1 0 1"	"1 0 0 0"	"1 0 0 1 0"
"0 0 0 1"	"0 0 1 1 0"	"1 0 0 1"	"10011"
"0 0 1 0"	"0 0 1 1 1"	"1 0 1 0"	"10100"
"0 0 1 1"	"0 1 0 0 1"	"1 0 1 1"	"1 0 1 0 1"
"0 1 0 0"	"0 1 0 1 0"	"1 1 0 0"	"10110"
"0 1 0 1"	"0 1 0 1 1"	"1 1 0 1"	"1 1 0 0 1"
"0 1 1 0"	"0 1 1 0 0"	"1 1 1 0"	"1 1 0 1 0"
"0 1 1 1"	"0 1 1 0 1"	"1 1 1 1"	"1 1 1 0 0"

The H format is generated by a combination of the 24 bit broadband data P[23:0] with a 6 bit header that indicates the transition state of a time mark, see Figure 8. The positions of even numbers of the broadband data P are inverted in the serial data S. The structure of the header is shown in Table 6.




Figure 8 - H format word

Table 6 – VSYNC, HSYNC, DE, CNTL/AUX, SDA, TDA transition and the corresponding header

	Transition signal	Header bit array	Remark			
а	VSYNC, HSYNC	"1 0 0 0 V H"	V and H are the VSYNC inversion value and the HSYNC value after transition.			
b	DE, CNTL/AUX	"0 1 1 1 D C"	D and C are the DE and CNTL values after transition.			
С	c SDA, TDA "1 1 1 S T" S and T are the SDA and TDA values after transition.					
Trans	Transition between the signals simultaneously among a, b and c shall not be permitted.					

8.3 Decoder

The serial data S that comes from the RX front-end is converted as shown in Figure 7, Figure 8, Table 5 and Table 6.

9 Transmission system and transmission line of electrical characteristics

The transmission systems (see Figure 9) are required to meet the specifications below.

- The differential impedance shall meet the specification stated in Figure 10. A transmission line has a small and gradual attenuation.
- A transmission line loss on a cable shall be less than -15 dB at 1 GHz in accordance with \sqrt{f} attenuation. (See Figure 11).

The differential signal cable skew time shall be:

- less than 30 % of one bit time (SFTCLK > 33 MHz);
- less than 24 % of one bit time (SFTCLK ≤ 33 MHz).




Figure 9 - Transmission system




Figure 10 - Transmission line tolerance impedance




Figure 11 – Transmission loss

Annex A (informative)

Multiple link application

A.1 Single link application example

A.1.1 Block diagram for single link transmission

A block diagram of a differential single link is shown in Figure A.1.




Figure A.1 – Differential single link block diagram

The down-stream transmission signal are the encoded serial P[23:0], HSYNC, VSYNC, DE, CNTL/AUX, SDA and TDA 30 bit data by the GVIF TX encoder. These data are in all of the SFTCLK domains, and they can be re-generated by the GVIF RX decoder. The encoder and decoder are performed in accordance with Clause 7.

The LOS signal output on the receiver side is asserted when GVIF RX receives no differential signal input or the clock and data recovery circuit in GVIF RX does not generate recovered SFTCLK (loss of lock).

There are optional functions for down-stream and up-stream user defined signal transmissions with terminal name CNTL/AUX and TDA for down-stream and UDA for up-stream as shown in Figure A.1. AUX can also optionally use an audio enable signal.

Additionally, HDCP (high-bandwidth digital contents protection) is also defined as an optional function. The I2C inputs for both GVIF TX and GVIF RX are input terminals to control the HDCP authentication function. The SDA (optional) is generated by an I2C signal order, i.e. a signal to exchange a HDCP key between GVIF TX and GVIF RX.

Copyright International Electrotechnical Commission

A.1.2 Data mapping of single link transmission

A data mapping array should be assigned pixel data of a LCD module as shown in Figure A.2.

(1,1)	(1,2)	(1,3)	(1,4)	
(2,1)	(2,2)	(2,3)	(2,4)	
(3,1)	(3,2)	(3,3)	(3,4)	
(4,1)	(4,2)	(4,3)	(4,4)	




Figure A.2 - Pixel configuration

A.2 Multiple link application example

A.2.1 Block diagram for 2-pair parallel transmission

A block diagram of a multiple link system configuration is shown in Figure A.3. Each channel is called A-ch and B-ch.




Figure A.3 – Multiple link application block diagram

In order to switch between a 1-pair transmission system and 2-pair transmission system, a detection circuit is necessary on the transmitter side. In case of a 2-pair transmission system,

the DE equivalent signal is input to the "DE" pin of B-ch, and in case of a 1-pair transmission system, the fixed signal is input to the "DE" pin of A-ch.

A.2.2 Data mapping of 2-pair transmission

Odd data should be assigned to A-ch, even data should be assigned to B-ch.

A data mapping array for a LCD module is shown in Figure A.4.

(1,1)	(1,2)	(1,3)	(1,4)	
(2,1)	(2,2)	(2,3)	(2,4)	
(3,1)	(3,2)	(3,3)	(3,4)	
(4,1)	(4,2)	(4,3)	(4,4)	
A-ch.	B-ch.	A-ch.	B-ch.	
data	data	data	data	




Figure A.4 - Pixel configuration when using 2-pairs

Bibliography

JEITA CP-6101, Digital monitor interface GVIF http://www.jeita.or.jp/japanese/public_standard/

ARIB (Association of Radio Industry Business)
http://www.arib.or.jp/tyosakenkyu/kikaku hoso/hoso tr-b014.html

Digital Content Protection LLC http://www.digital-cp.com/

ANSI/TIA/EIA-644-1995, Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits, November 1995
THE I²C-BUS SPECIFICATION VERSION2.1
http://www.nxp.com/documents/other/UM10204 v5.pdf

Convight International Electrotechnical Commis



INTERNATIONAL ELECTROTECHNICAL COMMISSION

3, rue de Varembé PO Box 131 CH-1211 Geneva 20 Switzerland

Tel: +41 22 919 02 11 Fax: +41 22 919 03 00

info@iec.ch www.iec.ch