# TECHNICAL REPORT

# IEC TR 62014-3

First edition 2002-12

Electronic design automation libraries -

Part 3: Models of integrated circuits for EMI behavioural simulation



Reference number IEC/TR 62014-3:2002(E)

#### **Publication numbering**

As from 1 January 1997 all IEC publications are issued with a designation in the 60000 series. For example, IEC 34-1 is now referred to as IEC 60034-1.

#### **Consolidated editions**

The IEC is now publishing consolidated versions of its publications. For example, edition numbers 1.0, 1.1 and 1.2 refer, respectively, to the base publication, the base publication incorporating amendment 1 and the base publication incorporating amendments 1 and 2.

#### Further information on IEC publications

The technical content of IEC publications is kept under constant review by the IEC, thus ensuring that the content reflects current technology. Information relating to this publication, including its validity, is available in the IEC Catalogue of publications (see below) in addition to new editions, amendments and corrigenda. Information on the subjects under consideration and work in progress undertaken by the technical committee which has prepared this publication, as well as the list of publications issued, is also available from the following:

IEC Web Site (<u>www.iec.ch</u>)

#### Catalogue of IEC publications

The on-line catalogue on the IEC web site (<u>http://www.iec.ch/searchpub/cur\_fut.htm</u>) enables you to search by a variety of criteria including text searches, technical committees and date of publication. On-line information is also available on recently issued publications, withdrawn and replaced publications, as well as corrigenda.

#### IEC Just Published

This summary of recently issued publications (<u>http://www.iec.ch/online\_news/justpub/jp\_entry.htm</u>) is also available by email. Please contact the Customer Service Centre (see below) for further information.

#### Customer Service Centre

If you have any questions regarding this publication or need further assistance, please contact the Customer Service Centre:

Email: <u>custserv@iec.ch</u> Tel: +41 22 919 02 11 Fax: +41 22 919 03 00

## TECHNICAL REPORT

# IEC TR 62014-3

First edition 2002-12

Electronic design automation libraries -

Part 3: Models of integrated circuits for EMI behavioural simulation

© IEC 2002 — Copyright - all rights reserved

No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

International Electrotechnical Commission, 3, rue de Varembé, PO Box 131, CH-1211 Geneva 20, Switzerland Telephone: +41 22 919 02 11 Telefax: +41 22 919 03 00 E-mail: inmail@iec.ch Web: www.iec.ch



Commission Electrotechnique Internationale International Electrotechnical Commission Международная Электротехническая Комиссия



Ν

For price, see current catalogue

## CONTENTS

– 2 –

FOF	FOREWORD					
1	Scope					
	1.1	General	5			
	1.2	Philosophy	ô			
2	Norm	ative references	7			
3	Definitions					
4	ICEM models description					
	4.1	ICEM power-supply line model	8			
	4.2	ICEM Input/output	9			
	4.3	ICEM direct radiation10	0			
5	ICEM	models parts details1	1			
	5.1	Passive parts parameters1	1			
	5.2	The current sources $I_{\rm b}$ and $I_{\rm i/o}$	2			
Ann	ex A	Simulation tools implementation14	4			
Figu	ure 1 -	- Mechanisms for parasitic emission covered by ICEM	5			
Figu by a	ure 2 - all the	<ul> <li>The basic mechanism for parasitic emission is due to the current driving gates</li> </ul>	6			
Figu	ure 3 -	- Number of switching gates versus time	6			
Figu	ure 4 -	- Model of the IC supply lines	8			
Figu	ure 5 -	- Origin of primary and secondary resonance in the IC model	9			
Figu	ure 6 -	- Comparison between simulation and measurements (IEC 61967-4, 1 $\Omega$ method) 9	9			
Fia	ıre 7 -	- Coupling between core and I/Os	0			
Fig		- Coupling between core and I/Os in the case of separate supplies	n			
Fig	110 0 -	- IC direct emissions measured in TEM cell	1			
Figu	10 0 -	- Current source definition as a PWI description versus time	י ז			
iigt			ر			
Tab	le 1 –	Value range of the model parameters12	2			

## INTERNATIONAL ELECTROTECHNICAL COMMISSION

## ELECTRONIC DESIGN AUTOMATION LIBRARIES -

## Part 3: Models of integrated circuits for EMI behavioural simulation

## FOREWORD

- 1) The IEC (International Electrotechnical Commission) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of the IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, the IEC publishes International Standards. Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. The IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of the IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested National Committees.
- 3) The documents produced have the form of recommendations for international use and are published in the form of standards, technical specifications, technical reports or guides and they are accepted by the National Committees in that sense.
- 4) In order to promote international unification, IEC National Committees undertake to apply IEC International Standards transparently to the maximum extent possible in their national and regional standards. Any divergence between the IEC Standard and the corresponding national or regional standard shall be clearly indicated in the latter.
- 5) The IEC provides no marking procedure to indicate its approval and cannot be rendered responsible for any equipment declared to be in conformity with one of its standards.
- 6) Attention is drawn to the possibility that some of the elements of this technical report may be the subject of patent rights. The IEC shall not be held responsible for identifying any or all such patent rights.

The main task of IEC technical committees is to prepare International Standards. However, a technical committee may propose the publication of a technical report when it has collected data of a different kind from that which is normally published as an International Standard, for example "state of the art".

IEC 62014-3, which is a technical report, has been prepared by IEC technical committee 93: Design automation.

The text of this technical report is based on the following documents:

Enquiry draft	Report on voting
93/146/DTR	93/157/RVC

Full information on the voting for the approval of this technical report can be found in the report on voting indicated in the above table.

This publication has been drafted in accordance with the ISO/IEC Directives, Part 2.

The committee has decided that the contents of this publication will remain unchanged until 2005. At this date, the publication will be

- reconfirmed;
- withdrawn;
- replaced by a revised edition, or
- amended.

## ELECTRONIC DESIGN AUTOMATION LIBRARIES –

## Part 3: Models of integrated circuits for EMI behavioural simulation

#### 1 Scope

The objective of this Technical Report (TR) ICEM (Integrated Circuit Electrical Model) for Components is to propose electrical modelling for integrated circuit internal activities. This model will be used to evaluate electromagnetic behaviour and performances of electronic equipment.

#### 1.1 General

Integrated circuits integrate more and more gates on silicon and the technologies are faster and faster. To predict the electromagnetic behaviour of equipment, it is required to model IC interface switching and their internal activities as well. Indeed IBIS and IMIC models are focused mainly on interface activity predictions (cross-talk, overshoot, etc.). See IEC 62014-1.

This report describes a model for EMI simulation due to IC internal activities. This model gives more accurately the electromagnetic emissions of electronic equipment by taking into account the influence of internal activities. This model gives general data which could be implemented in different format such as IBIS, IMIC, SPICE, etc.

During the design stage of the application that will exploit the IC, it becomes useful to predict and to prevent electromagnetic risks with the CAD tool. Accurate IC modelling is necessary to run on these simulation tools.

Three coupling mechanisms of the internal activities for emission (Figure 1) are proposed in the ICEM model:

- conducted emissions through supply lines;
- conducted emissions through input/output lines;
- direct radiated emissions.



Figure 1 – Mechanisms for parasitic emission covered by ICEM

This report proposes a model that addresses those three types of coupling in a single approach. The elements of the model would be kept as simple as possible to ease the identification and simulation process.

- 6 -

## 1.2 Philosophy

The purpose of this report is to provide data to enable printed-circuit-board level (PCB) electromagnetic tools to compute the electromagnetic fields produced by integrated circuits and their associated PCB. These data can be extracted from measurement methods, as described in IEC 61967, or obtained from IC simulation tools.

#### 1.2.1 Origin of parasitic emission

The origin of parasitic emission in IC is due to the current flowing through all the IC gates (Iv and Iv) during high to low or low to high transitions as shown in Figure 2.



Figure 2 – The basic mechanism for parasitic emission is due to the current driving by all the gates

The combination of several hundred thousands of gates lead to very important peaks of current, mainly at rise and fall edges of the clock circuit. For example Figure 3 plots the number of gates switching versus the time for an IC integrating 1 000 000 transistors. Consequently, high current spikes are created inside the die and induce voltage drops of the internal voltage references.



Figure 3 – Number of switching gates versus time

### 1.2.2 Conducted emission through power-supply lines

The current spikes created inside the die are partially reduced thanks to the on-chip decoupling capacitance. Anyhow, a significant portion of the current spikes is present at the power-supply pins of the chip. This current could be measured according to IEC 61967 or other methods permitting to have the power-supply currents.

## 1.2.3 Conducted emissions through input/output lines (I/O)

The internal voltage drops generated by the current spikes create noise on the I/Os through direct connection, parasitic capacitive and inductive couplings and/or through common impedance. The PCB wires connected to the I/O can act as antennas and propagate electromagnetic emissions. The measurement set-up is done according to IEC 61967.

#### 1.2.4 Direct radiated emissions

The internal current flowing in low impedance loops generates electromagnetic fields which can be measured in near field according to IEC 61967.

## 2 Normative references

The following referenced documents are indispensable for the application of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

IEC 61967-1, Integrated circuits – Measurement of electromagnetic emissions, 150 KHz to 1 GHz – Part 1: General conditions and definitions

IEC 61967-4, Integrated circuits – Measurement of electromagnetic emissions, 150 kHz to 1 GHz – Part 4: Measurement of conducted emissions,  $1\Omega/150\Omega$  direct coupling method

IEC 61967-6, Integrated circuits – Measurement of electromagnetic emissions, 150 kHz to 1 GHz – Part 6: Measurement of conducted emissions – Magnetic probe method

IEC 62014-1, Electronic design automation libraries – Part 1: Input/output buffer information specifications (IBIS version 3.2)

## 3 Terms and definitions

For the purposes of this document, the following terms and definitions apply.

## 3.1

#### ElectroMagnetic Compatibility EMC

ability of an equipment or system to function satisfactorily in its electromagnetic environment without introducing intolerable electromagnetic disturbance to anything in that environment

#### 3.2

#### electromagnetic emission

phenomenon by which electromagnetic energy emanates from a source

## 3.3

## electromagnetic radiation

- a) the phenomena by which energy in the form of electromagnetic waves propagates from a source into space
- b) energy transferred through space in the form of electromagnetic waves

## 4 ICEM models description

The proposed model includes 3 sections which describe the 3 coupling mechanisms of the internal activities for emission introduced in Part 1:

- ICEM power-supply line model for conducted emissions through supply lines;
- ICEM input/output for conducted emissions through input/output lines;
- ICEM direct radiation for direct radiated emissions.

Models are defined with electrical schematics described below for each IC pin.

## 4.1 ICEM power-supply line model

The IC equivalent model shown in Figure 4 is able to determine the peak harmonics spectrum and main resonances.

This model consists of:

*I*<sub>b</sub> current generator,

 $LpackV_{dd}$  package inductance of the positive supply  $V_{dd}$ ,

 $LpackV_{ss}$  package inductance of the ground  $V_{ss}$ ,

 $RpackV_{dd}$  package resistor of the positive supply  $V_{dd}$ ,

 $RpackV_{ss}$  package resistor of the ground  $V_{ss}$ ,

 $C_{\rm d}$  parasitic capacitor between  $V_{\rm dd}$  and  $V_{\rm ss}$  package pins,

 $Rv_{dd}$ , series resistor of  $V_{dd}$ , bonding and die connection,

 $Rv_{ss}$ , series resistor of  $V_{ss}$ , bonding and die connection,

 $Lv_{dd}$ , inductance of  $V_{dd}$ , bonding and die connection,

 $Lv_{ss}$ , inductance of  $V_{ss}$ , bonding and die connection,

C<sub>b</sub> internal die capacitor.



Figure 4 – Model of the IC supply lines

## 4.1.1 First and second order effects

The inductance of the package  $LpackV_{dd}$ ,  $LpackV_{ss}$ , in series with the capacitance  $C_d$  create a first resonance, while the serial inductances  $Lv_{dd}$ ,  $Lv_{ss}$ , in series with the local block capacitance  $C_b$  create a second resonance (Figure 5).



-9-

Figure 5 – Origin of primary and secondary resonance in the IC model

Taking into account second order effects in the proposed model give more accurate simulation results regarding measurement results, as shown in Figure 6.





## 4.2 ICEM Input/output

## 4.2.1 Single supply structure

Disturbances on I/O are mainly due to the current flow in the supply and ground impedances added to I/O stage. The ICEM Input/output is modelled by the superposition of that internal current noise with functional signals.

Functional signals are described with models such as IBIS, IMIC or SPICE. The I/O on which the simulation is performed could be active or not. When other I/Os are activated on the same power lines a new equivalent current generator,  $I_{i/o}$ , representing peripheral activity, must be added in parallel to the generator representing the internal activity  $I_b$ .

The schematic of the model is reported in Figure 7.



- 10 -

Figure 7 – Coupling between core and I/Os

NOTE Frequency limits of functional I/O models would be taken into account for EMC high frequency simulation. For instance a second order model would be defined, bonding and package elements, to simulate the resonances.

#### 4.2.2 Multiple supplies structure

In many cases, the core supply and the I/O supply have separate internal networks. The core model is still identical, but two supplementary components are inserted, as illustrated in Figure 8. The first parameter, named  $Z_{sub}$ , accounts for the substrate coupling path between the core  $V_{ss}$  and the I/O  $V_{ss}$ . The second parameter is the decoupling capacitance between I/O supplies, named  $C_{io}$ .

When other I/O's are activated on the same power lines a new equivalent current generator,  $l_{i/o}$ , representing peripheral activity, must be added to the generator representing the internal activity  $l_{b}$ .





NOTE Frequency limits of functional I/O models would be taken into account for EMC high frequency simulation. For instance, a second order model would be defined bonding and package elements, to simulate the resonances.

## 4.3 ICEM direct radiation

Electromagnetic emission could radiate directly from IC itself. The level is closely linked to current flowing in internal loops on package and on die.

The radiated electromagnetic emission will be characterized by measurement methods which measure direct radiation as for instance described in IEC 61967-2 in TEM cell.



#### Figure 9 shows measurement results in TEM cell with 2 microcontrollers

Figure 9 – IC direct emissions measured in TEM cell

Model parameters would be electrical parameters as internal currents and geometrical parameters as die size, internal loops area and package characteristics.

#### 4.3.1 ICEM direct radiated model

This model would be based on an equivalent representation with dipoles.

It will be possible to implement it in models like IBIS, IMIC or SPICE.

The model is under definition and will be completed in future.

## 5 ICEM models parts details

The model parts are detailed in this clause. The current generator  $I_{\rm b}$ , the decoupling capacitance, the serial resistances and inductances and the local block capacitance are reviewed.

Methods to determine model parts values are also considered in this clause.

## 5.1 Passive parts parameters

Passive components of the model are:  $LpackV_{dd}$ ,  $LpackV_{ss}$ ,  $C_d$ ,  $Rv_{dd}$ ,  $RV_{ss}$ ,  $LV_{dd}$ ,  $LV_{ss}$ ,  $C_b$ ,  $C_{i/o}$ , and  $Z_{sub}$ .

*LpackV*<sub>dd</sub>, *LpackV*<sub>ss</sub> are package inductances.

 $C_{\rm d}$  represents the parasitic capacitor between  $V_{\rm dd}$  and  $V_{\rm ss}$  package pins.

 $Rv_{dd}$ ,  $RV_{ss}$  series resistances of the supply network model the metal interconnect that connects the block supply to the main supply ring, which goes to the external supply through specific pads.

 $LV_{dd}$ ,  $LV_{ss}$  series inductances of the supply network model the metal interconnect that connects the block supply to the main supply ring.

 $C_{\rm b}$  is the internal die capacitor, placed in parallel with the local current generator. It accounts for the equivalent decoupling capacitance of the block.

 $C_{i/o}$  is the internal die capacitor, placed in parallel with the I/O block (Figure 8). It accounts for the equivalent decoupling capacitance between I/Os power supply lines.

 $Z_{sub}$  coupling impedance is valid for most CMOS technologies with P-type substrate. It accounts for the substrate coupling path between the core  $V_{ss}$  and the I/O  $V_{ss}$ .

Value ranges of these components are given in Table 1.

Part name	Minimum value	Maximum value
LpackV , LpackV	1 nH	10 nH
С	10 pF	100 nF
Rv , RV	0,1 Ω	10 Ω
LV , LV	1 nH	20 nH
С	10 pF	100 nF
С	10 pF	100 nF
Z d.c. value	0 Ω	100 Ω

 Table 1 – Value range of the model parameters

These values are for informative purpose only. They may vary with new technologies.

In order to perform accurate simulations, the values of these parameters would be accurately determined for each specific case.

## 5.1.1 Measurement of part values

Input impedance would be measured according to the time domain recflectometry method (TDR) or with a network analyzer.

From the measurement results and the already known data (e.g. package) it is possible to extract all the part values using mathematical procedures.

## 5.1.2 Prediction of part values

Part values could be determined with IC design tools which compute the RLC parameters from geometrical and electrical characteristic of IC.

## 5.2 The current sources $I_{\rm b}$ and $I_{\rm i/o}$

The main source of parasitic emission considered in the model is the current source *I*. The current shape may consist of the time-domain description of the current in PWL (Piece Wise Linear) format (Figure 10).

Typical values for *I* are several mA, up to 1 A for the amplitude, 0,1 to 5 ns for duration, and 500 ps to 50 ns for the period. These values are closely dependent on the software running.



- 13 -

Figure 10 – Current source definition as a PWL description versus time

## 5.2.1 Measurement of I<sub>b</sub> and I<sub>i/o</sub>

External current will be measured, with or without I/O activities, but according to the measurement method described in IEC 61967. The software would be clearly described during that test.

A reverse engineering simulation of this external current with previous parameters permits then to extract the internal current value. In the case of a single supply line, the  $I_b$  current is obtained taking account of the  $I_{i/o}$ s currents values following the interfaces are working or not. In case of multiple supply lines, each current is measured separately. So, the reverse engineering process is used similarly for the two currents.

## Annex A

## Simulation tools implementation

The ICEM model described in this report includes additional elements specified to provide a capability to simulate EMC/EMI performances of a complete application or to optimize the PCB layout regarding EMC/EMI phenomena. Such simulation can also help to select active and passive components.

To perform an EMC/EMI simulation the different elements of the model previously defined need to be implemented in a software simulation tools.

This implementation and the exact definition of the final model depend on the software tool used and also is based on the model type required, Spice for real time simulation or IBIS and IMIC for behavioural modelling.

## SPICE MODELLING

If the software tools uses SPICE models, the element of the ICEM models have to be directly added to the spice electrical models so that the simulation can take into account the noise due to internal activity of the ICs.

## IBIS MODELLING

If the software tool require the IBIS modelling format, the element can be described as data files and these additional files need to be added to the model description under IBIS format, for example specific keywords.

Evaluation of a new IBIS release including EMC modelling is ongoing based on this report.

## IMIC MODELLING

Same comment as the ones done on IBIS modelling may be done on IMIC.

Evaluation to include the EMC elements of the ICEM model in the next release has to be done.



The IEC would like to offer you the best quality standards possible. To make sure that we continue to meet your needs, your feedback is essential. Would you please take a minute to answer the questions overleaf and fax them to us at +41 22 919 03 00 or mail them to the address below. Thank you!

Customer Service Centre (CSC)

International Electrotechnical Commission 3, rue de Varembé 1211 Genève 20 Switzerland

or

Fax to: IEC/CSC at +41 22 919 03 00

Thank you for your contribution to the standards-making process.



Nicht frankieren Ne pas affranchir



Non affrancare No stamp required

RÉPONSE PAYÉE SUISSE

Customer Service Centre (CSC) International Electrotechnical Commission 3, rue de Varembé 1211 GENEVA 20 Switzerland

Q1	Please report on <b>ONE STANDARD</b> and <b>ONE STANDARD ONLY</b> . Enter the exact number of the standard: (e.g. 60601-1-1)			If you ticked NOT AT ALL in Question 5 the reason is: <i>(tick all that apply)</i>	
		,		standard is out of date	
				standard is incomplete	
				standard is too academic	
Q2	Please tell us in what capacity(ies) you			standard is too superficial	
	bought the standard (tick all that apply).			title is misleading	
				I made the wrong choice	
	purchasing agent			other	
	librarian				
	researcher				
	design engineer		07	Please assess the standard in the	
	safety engineer		<b>u</b> ,	following categories, using	
	testing engineer			the numbers:	
	marketing specialist			(1) unacceptable,	
	other			(2) below average, (3) average	
				(4) above average.	
03	Lwork for/in/ac a:			(5) exceptional,	
Q.)	I WORK TOF/IN/AS A: (tick all that apply)			(6) not applicable	
				timolinoco	
	manufacturing			quality of writing	
	consultant			technical contents	
	government			logic of arrangement of contents	
	test/certification facility			tables, charts, graphs, figures	
	public utility			other	
	education				
	military				
	other		Q8	I read/use the: (tick one)	
04	This standard will be used for:			French text only	
44	(tick all that apply)			English text only	
				both English and French texts	
	general reference				
	product research				
	product design/development				
	specifications		Q9	Please share any comment on any	
	tenders			aspect of the IEC that you would like	
	quality assessment			us to know.	
	certification				
	technical documentation				
	thesis				
	manufacturing				
	other				
Q5	This standard meets my needs:				•••••
	(tick one)				
	not at all				
	fairly well				
	exactly				

LICENSED TO MECON Limited. - RANCHI/BANGALORE FOR INTERNAL USE AT THIS LOCATION ONLY, SUPPLIED BY BOOK SUPPLY BUREAU.



ICS 25.040.01