

Edition 1.0 2015-03

# INTERNATIONAL IEEE Std 1734<sup>™</sup>-2011 STANDARD

Quality of Electronic and Software Intellectual Property Used in System and System on Chip (SoC) Designs





## THIS PUBLICATION IS COPYRIGHT PROTECTED Copyright © 2011 IEEE

All rights reserved. IEEE is a registered trademark in the U.S. Patent & Trademark Office, owned by the Institute of Electrical and Electronics Engineers, Inc. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the IEC Central Office. Any questions about IEEE copyright should be addressed to the IEEE. Enquiries about obtaining additional rights to this publication and other information requests should be addressed to the IEC or your local IEC member National Committee.

IEC Central Office 3, rue de Varembé CH-1211 Geneva 20 Switzerland Tel.: +41 22 919 02 11 Fax: +41 22 919 03 00 info@iec.ch www.iec.ch Institute of Electrical and Electronics Engineers, Inc. 3 Park Avenue New York, NY 10016-5997 United States of America stds.info@ieee.org www.ieee.org

#### About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

#### **About IEC publications**

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigenda or an amendment might have been published.

#### IEC Catalogue - webstore.iec.ch/catalogue

The stand-alone application for consulting the entire bibliographical information on IEC International Standards, Technical Specifications, Technical Reports and other documents. Available for PC, Mac OS, Android Tablets and iPad.

#### IEC publications search - www.iec.ch/searchpub

The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee,...). It also gives information on projects, replaced and withdrawn publications.

#### IEC Just Published - webstore.iec.ch/justpublished

Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and also once a month by email.

#### Electropedia - www.electropedia.org

The world's leading online dictionary of electronic and electrical terms containing more than 30 000 terms and definitions in English and French, with equivalent terms in 15 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.

#### IEC Glossary - std.iec.ch/glossary

More than 60 000 electrotechnical terminology entries in English and French extracted from the Terms and Definitions clause of IEC publications issued since 2002. Some entries have been collected from earlier publications of IEC TC 37, 77, 86 and CISPR.

#### IEC Customer Service Centre - webstore.iec.ch/csc

If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: csc@iec.ch.



Edition 1.0 2015-03

# INTERNATIONAL IEEE Std 1734<sup>™</sup>-2011 STANDARD

Quality of Electronic and Software Intellectual Property Used in System and System on Chip (SoC) Designs

INTERNATIONAL ELECTROTECHNICAL COMMISSION

ICS 25.040

ISBN 978-2-83222-386-4

Warning! Make sure that you obtained this publication from an authorized distributor.

## Contents

1. Overview	. 1
1.1 Scope	. 1
1.2 Purpose	. 1
1.3 Design environment	. 2
1.4 QIP-compliant enabled implementations	. 2
1.5 Conventions used	. 3
1.6 Use of color in this standard	. 6
1.7 Contents of this standard	. 6
2. Normative references	. 7
3. Definitions, acronyms, and abbreviations	. 7
3.1 Definitions	. 7
3.2 Acronyms and abbreviations	. 8
4. Interoperability use model	. 8
4.1 Roles and responsibilities	. 9
4.2 IP exchange flows	. 9
5. QIP schema structures	10
5.1 QIP schema structure for golden XML	10
5.2 QIP schema structure for the answer XML	14
5.3 Tooling requirements for operating on golden XML	16
5.4 Relationship between golden XML and completed XML	20
5.5 User extensions	21
6. Compatibility with VSIA QIP	22
Annex A (informative) Bibliography	24
Annex B (normative) Semantic consistency rules	25
Annex C (informative) IEEE List of Participants	32

IEC 62014-5 IEEE Std 1734-2011

Copyright International Electrotechnical Commission

Published by IEC under license from IEEE. © 2011 IEEE. All rights reserved.

## QUALITY OF ELECTRONIC AND SOFTWARE INTELLECTUAL PROPERTY USED IN SYSTEM AND SYSTEM ON CHIP (SOC) DESIGNS

## FOREWORD

1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and nongovernmental organizations liaising with the IEC also participate in this preparation.

IEEE Standards documents are developed within IEEE Societies and Standards Coordinating Committees of the IEEE Standards Association (IEEE-SA) Standards Board. IEEE develops its standards through a consensus development process, which brings together volunteers representing varied viewpoints and interests to achieve the final product. Volunteers are not necessarily members of IEEE and serve without compensation. While IEEE administers the process and establishes rules to promote fairness in the consensus development process, IEEE does not independently evaluate, test, or verify the accuracy of any of the information contained in its standards. Use of IEEE Standards documents is wholly voluntary. IEEE documents are made available for use subject to important notices and legal disclaimers (see http://standards.ieee.org/IPR/disclaimers.html for more information).

IEC collaborates closely with IEEE in accordance with conditions determined by agreement between the two organizations.

- 2) The formal decisions of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees. The formal decisions of IEEE on technical matters, once consensus within IEEE Societies and Standards Coordinating Committees has been reached, is determined by a balanced ballot of materially interested parties who indicate interest in reviewing the proposed standard. Final approval of the IEEE standards document is given by the IEEE Standards Association (IEEE-SA) Standards Board.
- 3) IEC/IEEE Publications have the form of recommendations for international use and are accepted by IEC National Committees/IEEE Societies in that sense. While all reasonable efforts are made to ensure that the technical content of IEC/IEEE Publications is accurate, IEC or IEEE cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications (including IEC/IEEE Publications) transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC/IEEE Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC and IEEE do not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC and IEEE are not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or IEEE or their directors, employees, servants or agents including individual experts and members of technical committees and IEC National Committees, or volunteers of IEEE Societies and the Standards Coordinating Committees of the IEEE Standards Association (IEEE-SA) Standards Board, for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC/IEEE Publication or any other IEC or IEEE Publications.
- 8) Attention is drawn to the normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that implementation of this IEC/IEEE Publication may require use of material covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. IEC or IEEE shall not be held responsible for identifying Essential Patent Claims for which a license may be required, for conducting inquiries into the legal validity or scope of Patent Claims or determining whether any licensing terms or conditions provided in connection with submission of a Letter of Assurance, if any, or in any licensing agreements are reasonable or non-discriminatory. Users of this standard are expressly advised that determination of the validity of any patent rights, and the risk of infringement of such rights, is entirely their own responsibility.

International Standard IEC 62014-5/ IEEE Std 1734-2011 has been processed through IEC technical committee 91: Electronics assembly technology, under the IEC/IEEE Dual Logo Agreement.

The text of this standard is based on the following documents:

IEEE Std	FDIS	Report on voting
1734 (2011)	91/1208/FDIS	91/1227/RVD

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

The IEC Technical Committee and IEEE Technical Committee have decided that the contents of this publication will remain unchanged until the stability date indicated on the IEC web site under "http://webstore.iec.ch" in the data related to the specific publication. At this date, the publication will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

## IEEE Standard for Quality of Electronic and Software Intellectual Property Used in System and System on Chip (SoC) Designs

Sponsor

Copyright International Electrotechnical Commission

Design Automation Standards Committee of the IEEE Computer Society

Approved 16 June 2011 IEEE-SA Standards Board

Published by IEC under license from IEEE. © 2011 IEEE. All rights reserved.

Copyright International Electrotechnical Commission

This standard contains material originally published by the VSI Alliance and currently available in the public domain (http://vsi.org/). Acknowledgment is made to the VSI Alliance, who developed the VSIA-QIP v4.0 spreadsheet and macros, and the QIP Metric Users Guide Version 4.0 document from which some material in this standard was derived.

**Abstract:** A standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement, is defined. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term *IP* shall be used to mean *electronic design intellectual property*. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.

**Keywords:** AMS, analog and mixed signal, design environment, EDA, electronic design automation, electronic system level, ESL, IEEE 1734, implementation constraints, MEMS, microelectromechanical systems, QIP, Quality IP metrics, register transfer logic, RTL, SCRs, semantic consistency rules, use models, verification IP, VIP, XML design meta data, XML schema

Verilog is a registered trademark of Cadence Design Systems, Inc. in the United States and/or other jurisdictions.

W3C is a registered trademark of the World Wide Web Consortium (registered in numerous countries). Marks of W3C are registered and held by its host institutions: Massachusetts Institute of Technology (MIT), European Research Consortium for Information and Mathematics (ERCIM), and Keio University, Japan.

## **IEEE Introduction**

This introduction is not part of IEEE Std 1734-2011, IEEE Standard for Quality of Electronic and Software Intellectual Property Used in System and System on Chip (SoC) Designs.

The purpose of this standard is to provide a unified view of quality measures for *electronic design intellectual property* (IP) to facilitate the use and integration of IP used in electronic system design. These quality measures can be evaluated in the context of the end application to help determine suitability and plan mitigation measures for potential integration gaps. This can enable the continuous improvement of IP used for system design and verification by providing a mechanism for qualitative comparison between such IP. The standard IP quality measures and characteristic exchange format defined can be incorporated into a variety of electronic design automation (EDA) tools. The goal of this specification is to specify a quality standard metric that will account for the variances in designing, verifying and testing the IP, which will result in fair quality assessment, reducing the risk of schedule slip or mask spins due to faulty IP.

The working group consisted of electronic system, IP provider, semiconductor, and EDA companies, and used the VSI Alliance Quality IP (QIP) metric as a baseline for the metrics. The data specified by the standard is extensible in locations specified in the schema. This structure can be used as the basis of both manual and automatic methodologies.

This standardization project provides electronic design and SoC engineers with a well-defined standard that meets their requirements in evaluating and validating IP and enables a step function increase in their productivity. This project also provides the EDA industry with a standard to which they can adhere and that they can support in order to deliver their solutions in this area.

## Notice to users

## Laws and regulations

Users of these documents should consult all applicable laws and regulations. Compliance with the provisions of this standard does not imply compliance to any applicable regulatory requirements. Implementers of the standard are responsible for observing or referring to the applicable regulatory requirements. IEEE does not, by the publication of its standards, intend to urge action that is not in compliance with applicable laws, and these documents may not be construed as doing so.

## Copyrights

Copyright International Electrotechnical Commission

This document is copyrighted by the IEEE. It is made available for a wide variety of both public and private uses. These include both use, by reference, in laws and regulations, and use in private self-regulation, standardization, and the promotion of engineering practices and methods. By making this document available for use and adoption by public authorities and private users, the IEEE does not waive any rights in copyright to this document.

## **Updating of IEEE documents**

Users of IEEE standards should be aware that these documents may be superseded at any time by the issuance of new editions or may be amended from time to time through the issuance of amendments, corrigenda, or errata. An official IEEE document at any point in time consists of the current edition of the document together with any amendments, corrigenda, or errata then in effect. In order to determine whether a given document is the current edition and whether it has been amended through the issuance of amendments, corrigenda, or errata, visit the IEEE Standards Association web site at http://ieeexplore.ieee.org/xpl/standards.jsp, or contact the IEEE at the address listed previously.

For more information about the IEEE Standards Association or the IEEE standards development process, visit the IEEE-SA web site at <u>http://standards.ieee.org</u>.

## Errata

Errata, if any, for this and all other standards can be accessed at the following URL: <u>http://standards.ieee.org/findstds/errata/index.html</u>. Users are encouraged to check this URL for errata periodically.

## Interpretations

Current interpretations can be accessed at the following URL: <u>http://standards.ieee.org/findstds/</u> interps/index.html.

## Patents

Copyright International Electrotechnical Commission

Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. The IEEE is not responsible for identifying Essential Patent Claims for which a license may be required, for conducting inquiries into the legal validity or scope of Patents Claims or determining whether any licensing terms or conditions provided in connection with submission of a Letter of Assurance, if any, or in any licensing agreements are reasonable or non-discriminatory. Users of this standard are expressly advised that determination of the validity of any patent rights, and the risk of infringement of such rights, is entirely their own responsibility. Further information may be obtained from the IEEE Standards Association.

## Quality of Electronic and Software Intellectual Property Used in System and System on Chip (SoC) Designs

"

IMPORTANT NOTICE: This standard is not intended to ensure safety, security, health, or environmental protection. Implementers of the standard are responsible for determining appropriate safety, security, environmental, and health practices or regulatory requirements.

This IEEE document is made available for use subject to important notices and legal disclaimers. These notices and disclaimers appear in all publications containing this document and may be found under the heading "Important Notice" or "Important Notices and Disclaimers Concerning IEEE Documents." They can also be obtained on request from IEEE or viewed at http://standards.ieee.org/IPR/disclaimers.html.

## 1. Overview

## 1.1 Scope

This specification defines a standard XML format for representing electronic design intellectual property (IP) quality information, based on an information model for IP quality measurement. It includes a schema and the terms that are relevant for measuring IP quality, including the software that executes on the system. The schema and information model can be focused to represent particular categories of interest to IP users. In the context of this document, the term *IP* shall be used to mean *electronic design intellectual property*. Electronic design intellectual property is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media.

#### 1.2 Purpose

Copyright International Electrotechnical Commission

The purpose of this standard is to provide a unified view of quality measures for IP to facilitate the use and integration of this IP used in electronic system design. This will enable the continuous improvement of IP used for system design and verification by providing a mechanism for qualitative comparison between such

IP. The standard IP quality measures and characteristic exchange format defined can be incorporated into a variety of electronic design automation (EDA) tools.

#### 1.3 Design environment

The IP quality specification is a mechanism to express and exchange information about design IP, its development, data management, documentation, verification and validation processes, as well as evaluating the quality and stability of the owning or development organization. While the XML description formats are the core of this standard, describing the quality specification in the context of its basic use model, the design environment (DE), more readily depicts the extent and limitations of the semantic intent of the data. The DE coordinates a set of tools and IP, or expressions of that IP (e.g., models), through the evaluation and manipulation of metadata descriptions of the IP such that the IP can be efficiently integrated into and SoC and reused.

#### 1.3.1 Design intellectual property

Quality IP (QIP) is structured around the concept of IP reuse. Electronic design intellectual property, or IP, is a term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media. The name IP is partially derived from the common practice of considering a collection of this type to be the intellectual property of one party. Both hardware and software collections are encompassed by this term.

Examples of these collections may include the following:

- Design objects—This can include the following: a)
  - 1) Fixed HDL descriptions: Verilog<sup>®</sup>, VHDL<sup>1</sup>
  - Verification IP descriptions: Verilog (see IEEE Std 1364<sup>TM</sup> [B2], IEC/IEEE 61691-1-1 [B1])<sup>2</sup> 2)
  - 3) Hardened IP descriptions: GDSII, LEF, LIB, LVS, Characterization Reports
  - 4) Software descriptions: C, C++, etc.
  - HDL-specified verification IP (e.g., basic stimulus generators and checkers) 5)
- IP views-This is a list of different views (levels of description and/or languages) to describe the IP b) object. These views include the following:
  - 1) Design view: RTL Verilog or VHDL, flat or hierarchical components
  - 2) Simulation view: model views, targets, simulation directives, etc.
  - 3) Documentation view: standard, user guide, etc.
  - 4) Supporting scripts: synthesis, makefile, manufacturing test, etc.

#### 1.4 QIP-compliant enabled implementations

Complying with the rules outlined in this subclause allows the provider of tools or IP to class their products as *OIP compliant*. Conversely, any violation of these rules removes that naming right. This subclause first

<sup>&</sup>lt;sup>1</sup> Verilog is a registered trademark of Cadence Design Systems, Inc. in the United States and/or other jurisdictions. This information is given for the convenience of users of this standard and does not constitute an endorsement by the IEEE of these products. Equivalent <sup>2</sup> The numbers in brackets correspond to that of the bibliography in Annex A

introduces the set of metrics for measuring the valid use of the specifications. It then specifies when those validity checks are performed by the various classes of products and providers: DEs, point tools, and IPs.

- a) Parse validity
  - 1) Parsing correctness: Ability to read all QIP descriptions.
  - 2) Parsing completeness: Cannot require information that could be expressed in a QIP format to be specified in a non-QIP format. Processing of all information present in a QIP document is not required.
- b) Description validity
  - 1) Schema correctness: Metrics are described using XML files that conform to the QIP schema.
  - 2) Usage completeness: Extensions to the QIP schema shall only be used to express information that is not currently described in QIP. This information shall be forwarded to the IEEE 1734 committee for potential inclusion in a later release.
- c) Semantic validity
  - 1) Semantic correctness: Adheres to the semantic interpretations of QIP data described in this standard.
  - 2) Semantic completeness: Obeys all the semantic consistency rules described in Annex B.

These validity rules can be combined with the product class specific rules to cover the full QIP-enabled space. The following subclauses describe the rules a provider has to check to claim a tool or DE is QIP compliant.

A QIP-compliant DE or point tool may read descriptions based on multiple versions of the QIP schema. If the DE or point tool does provide this capability, the effect shall be as if all of the descriptions had been translated by an XSL Transform (XSLT), which converts descriptions from one version to the next.

#### 1.4.1 Design environments

A QIP-enabled DE:

- a) Shall follow the parse validity requirements shown in 1.4.
- b) Shall do so without losing any preexisting information when modifying any existing QIP descriptions. In particular, it shall preserve any vendor extension data included in the existing QIP description.

#### **1.5 Conventions used**

The conventions used throughout the document are included here.

QIP schema is case-sensitive.

Copyright International Electrotechnical Commission

#### 1.5.1 Visual cues (meta-syntax)

**Bold** shows required keywords and/or special characters, e.g., addressSpace. For the initial definitional use (per element), keywords are shown in **boldface-red** text, e.g., **bitsInLau** (see also 1.6).

*Bold italics* shows group names or data types, e.g., *nameGroup* or *boolean*.

Courier shows examples, external command names, directories and files, etc., e.g., address  $0 \times 0$  is on D[31:0].

#### **1.5.2 Notational conventions**

The keywords *required, shall, shall not, should, should not, recommended, may,* and *optional* in this document are to be interpreted as described in the IETF Best Current Practices document 14, RFC 2119 [B4].

#### 1.5.3 Syntax examples

Any syntax examples shown in this standard are for information only and are only intended to illustrate the use of such syntax.

#### 1.5.4 Graphics used to document the schema

The W3C<sup>®</sup> Web site specifies the XML schema language used to define the QIP XML schemas.<sup>3, 4, 5</sup> Normative details for compliance to the QIP standard are contained in the schema files. Within this document, pictorial representations of the information in the schema files illustrate the structure of the schema and define any constraints of the standard. With the exception of scope and visibility issues, the information in the figures and the schema files is intended to be identical. Where the figures and schema are in conflict, the XML schema file shall take precedence.

#### 1.5.4.1 Elements and attributes

The element is the fundamental building block on which this standard is based. An element may be either a leaf element, which is a container for information, or a branch element, which may contain further branch elements or leaf elements.

A leaf or branch element may also contain attributes. Attributes are containers for information within the containing element.

#### 1.5.4.2 Types

Copyright International Electrotechnical Commission

A type is a designation of the format for the contents of an element or attribute. There are two different styles of types that can be defined. A type may be assigned to a leaf element or an attribute. This type is called a simpleType and defines the format of data that may be stored in this container. A type may also be assigned to a branch element. This type is called a complexType and defines further elements and attributes contained in the branch element.

<sup>&</sup>lt;sup>3</sup> The XML schema specification is available at http://www.w3.org/TR/2004/REC-xmlschema-1-20041028.

<sup>&</sup>lt;sup>4</sup> W3C is a registered trademark of the World Wide Web Consortium (registered in numerous countries). Marks of W3C are registered and held by its host institutions: Massachusetts Institute of Technology (MIT), European Research Consortium for Information and Mathematics (ERCIM), and Keio University, Japan. This information is given for the convenience of users of this standard and does not constitute an endorsement by the IEEE of these products. Equivalent products may be used if they can be shown to lead to the same results.

<sup>&</sup>lt;sup>5</sup> Information on references can be found in Clause 2.

#### 1.5.4.3 Diagrams

The diagrams used throughout this standard graphically detail the organization the elements and attributes.

#### 1.5.4.3.1 Elements and sequences

Figure 1 shows the sequence-compositor. At the left is a branch element, element1. **element1** is connected to a sequence-compositor. The sequence-compositor defines the order the subelements appear in the branch element. **subElement1** shall appear first inside of **element1**. This is followed by **subElement2** and **subElement3** before closing **element1**.



Figure 1—Sequence compositor

#### 1.5.4.3.2 Elements and choices

Copyright International Electrotechnical Commission

Figure 2 shows the variations of the choice-compositor. **root** is connected to a choice-compositor. The choice-compositor specifies that one of the elements on the right side shall be chosen. **root** may contain one of the following: **element1**, **element2**, or **element3**. Each subelement is also connected to a choice-compositor.



Figure 2—Choice compositor variations

#### **1.6 Use of color in this standard**

This standard uses a minimal amount of color to enhance readability. The coloring is not essential and does not affect the accuracy of this standard when viewed in pure black and white. The places where color is used are the following:

- Cross references that are hyperlinked to other portions of this standard are shown in <u>underlined-blue</u> text (hyperlinking works when this standard is viewed interactively as a PDF file).
- Syntactic keywords and tokens in the formal language definitions are shown in **boldface-red** text.

## 1.7 Contents of this standard

The organization of the remainder of this standard is as follows:

- Clause 2 provides references to other applicable standards that are assumed or required for this standard.
- Clause 3 defines terms, acronyms, and abbreviations used throughout the different specifications contained in this standard.
- Clause 4 defines the use model.

- Clause 5 describes the schema structure.
- Clause 6 describes the compatability with and differences from the VSIA QIP.

## 2. Normative references

The following referenced documents are indispensable for the application of this document (i.e., they must be understood and used, so each referenced document is cited in text and its relationship to this document is explained). For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments or corrigenda) applies.

W3C, XML Schema, 12 September 2005.<sup>6</sup>

W3C, XML Schema, Part 1: Structures, Second Edition, W3C Recommendation, 28 October 2004.<sup>7</sup>

## 3. Definitions, acronyms, and abbreviations

## 3.1 Definitions

For the purposes of this document, the following terms and definitions apply. *The IEEE Standards Dictionary: Glossary of Terms & Definitions* should be referenced for terms not defined in this clause.<sup>8</sup>

**design database:** Working storage for both metadata and component information that helps create and verify systems and subsystems.

**design environment (DE):** The coordination of a set of tools and electronic design intellectual property (IP), or expressions of that IP (e.g., models) so the system design and implementation flows of a system on chip (SoC) reuse-centric development flow is efficiently enabled. This is managed by creating and maintaining a metadata description of the SoC.

electronic design intellectual property (IP): A term used in the electronic design community to refer to a reusable collection of design specifications that represent the behavior, properties, and/or representation of the design in various media. The name IP is partially derived from the common practice of considering a collection of this type to be the intellectual property of one party. Both hardware and software collections are encompassed by this term. IP utilized in the context of a system on chip (SoC) design or design flow may include specifications; design models; design implementation descriptions; verification coordinators, stimulus generators, checkers and assertion/constraint descriptions; soft design objects (such as embedded software and real-time operating systems); design and verification flow information and scripts.

eXtensible Markup Language (XML): A simple, very flexible text format derived from SGML.

NOTE—See ISO/IEC 8879 [B3].9

Copyright International Electrotechnical Commission

**IP provider:** Creator and supplier of electronic design intellectual property (IP).

**IP repository:** Database of electronic design intellectual property (IP).

**metadata:** A tool-interpretable way of describing the design history, locality, object association, configuration options, constraints against, and integration requirements of an object.

meta IP: Metadata description of an object.

<sup>&</sup>lt;sup>6</sup> This specification is available at: http://www.w3.org/2001/XMLSchema; http://www.w3.org/2001/XMLSchema-instance.

<sup>&</sup>lt;sup>7</sup> This specification is available at: http://www.w3.org/TR/2004/REC-xmlschema-1-20041028.

<sup>&</sup>lt;sup>8</sup> The IEEE Standards Dictionary: Glossary of Terms & Definitions is available at <u>http://shop.ieee.org/</u>.

<sup>&</sup>lt;sup>9</sup> Notes in text, tables, and figures of a standard are given for information only and do not contain requirements needed to implement this standard.

schema: A means for defining the structure, content, and semantics of XML documents.

**semantic consistency rules (SCRs):** Additional rules applied to an XML description that cannot be expressed in the schema. Typically, these are rules between elements in multiple XML descriptions.

use model: A process method of working with a tool.

user interface: Methods of interacting between a tool and its user.

validation: Proving the correctness of construction of a set of components.

verification: Proving the behavior of a set of connected components.

view: An implementation of a component. A component may have multiple views, each with its own function in the design flow.

verification IP (VIP): Components included in a design for verification purposes.

**XSLT:** XSL Transform is a particular program written in the XSL language for performing a transformation (from one version to the next).

#### 3.2 Acronyms and abbreviations

DE	design environment
EDA	electronic design automation
HDL	hardware description language
IP	electronic design intellectual property
QIP	Quality IP
RTL	register transfer level (design)
SCR	semantic consistency rule
SoC	system on chip
VIP	verification IP
XML	eXtensible Markup Language
XSLT	XSL Transform

#### 4. Interoperability use model

Copyright International Electrotechnical Commission

To introduce the use model for the QIP metric, it is first necessary to identify specific roles and responsibilities within the model, and then relate these to how the QIP metric impact their interactions. All or some of the roles can be mixed within a single organization (e.g., some EDA providers are also providing IP, a component IP provider can also be a platform provider, and an IP system design provider may also be a consumer).

## 4.1 Roles and responsibilities

For this standard, the roles and responsibilities are restricted to the scope of QIP v4.0.<sup>10</sup>

#### 4.1.1 Component IP provider

This is a person, group, or company creating IP components or subsystems for integration into a SoC design. These IPs can be hardware components (processors, memories, buses, etc.), verification components, and/or hardware-dependent software elements. They may be provided as source files or in a compiled or hardened form (i.e., simulation model or GDSII). For example, an IP may be provided with a functional description, a timing description, documentation, some implementation or verification constraints and/or scripts, and some parameters to characterize (or configure) the IP. All these types of characterization data may be evaluated as metadata compliant with the QIP metric.

The IP provider can use one or more EDA tools to create/refine/debug IP. At some point, this IP can be transferred to customers, partners and external EDA tool suppliers along with the completed QIP metric XML data.

#### 4.1.2 IP design integrator

This is a person, group, or company that integrates and validates IP provided by one or more IP providers to build system platforms, which are complete and validated systems or sub-systems. Like the IP provider, the IP integrator can use EDA tools to create/refine/debug its platform and to validate and evaluate the QIP data.

The QIP data is used to quantitatively evaluate criteria specific to the IP vendor and the supplied IP to assist in determining the suitability of that IP for an end application. The criteria contained in the QIP illustrate the stability and capabilities of the vendor, the rigor and care taken in the development of the IP, and identifies areas for more detailed discussions with the vendor to potentially mitigate issues identified. While the QIP provides a score, this is merely an indicator of how the criteria were answered and not an absolute quality value for the IP. Each end application may have different goals that can change the importance of the criteria.

#### 4.1.3 QIP tool supplier

This is a group or company that provides tools to create or verify a QIP assessment for an IP or platform IP. There are **two** major tools, which could be combined, required in the flow, as follows:

- Schema validator
- Metric calculator

## 4.2 IP exchange flows

Copyright International Electrotechnical Commission

This subclause describes a typical IP exchange flow that the QIP metric supports among the roles defined in 4.1. The component IP provider generates a completed QIP XML file that represents the quality criteria of the IP in question, which is then evaluated by the IP integrator. Both the IP provider and integrator may use a QIP assessment tool to parse the schemas and supplied information. By way of example, the specific exchange flow shown in Figure 3 can benefit from use of the QIP specification.

<sup>&</sup>lt;sup>10</sup> Available at http://vsi.org/docs/VSIA-QIP-v4.0.zip.

The IP provider's tool initializes and or updates the list of IP quality checks in its internal database by reading the golden XML file with its IEEE schema for validation.

The tool provides features for the assessment of the IP quality checks and for metric calculation based on IP-specific input from the IP provider.

The tool exports assessment results to an answer XML file, compliant with the IEEE schema, to communicate the quality criteria associated with the IP in question.

The IP integrator's tool imports assessment results from an answer XML file with its IEEE schema for validation, and initializes or updates the assessments of the IP quality checks in its internal database.



Figure 3—QIP use flow

## 5. QIP schema structures

Copyright International Electrotechnical Commission

#### 5.1 QIP schema structure for golden XML

This first schema of the QIP specification is used to describe the golden IP quality checks provided by the standard. The element qipReference is the top level element of this schema. See Figure 4.

e qipReference	▶ 💽 qipReferenceType
	assessment [1*] assessmentType

Figure 4—qipReference element

#### 5.1.1 Golden XML schema description

The top level element **qipReference** has an attribute **version** that specifies the version number of the golden XML file. This version number is used to keep a common reference between the different XML files: golden and answer XML files.

The top level element **qipReference** contains one or multiple elements **assessment**.

The element **assessment** represents the set of quality checks used for a given type of quality assessment: Vendor, Soft IP Integration, Soft IP Development, Hard IP Integration, Hard IP Development, Verification IP, and Software IP. It has three attributes, as follows:

- The attribute **id** is unique and is used to strictly identify the assessment.
- The attribute **order** is used to specify the sequence order of different assessments. The tool uses this attribute to display in a graphical user interface (GUI) the list of assessments in a coherent order.
- The attribute **qipId** is the reference id of the IEEE QIP database.

The element **assessment** contains one or multiple elements **topic**.

The element **topic** represents the set of quality metrics used for a given type of area of concerns. It has four attributes, as follows:

- The attribute **id** is unique and is used to strictly identify the topic.
- The attribute **order** is used to specify the sequence order of different topics. The tool uses this attribute to display in a GUI the list of topics in a coherent order.
- The attribute **qipId** is the reference id in the IEEE QIP database.
- The attribute **title** is used to specify the title of the topic. The tool uses this attribute to display the title of the topic in a GUI.

The element **topic** contains zero (0) or multiple elements topic and zero (0) or multiple elements **criterium**, as shown in Figure 5.

Copyright International Electrotechnical Commission

	🛃 top	icType			(qipIdType)	
	🔊 id	int				
	@ order	float		A	🐉 to	picType
	🔊 qipId	(qipIdType)			@ id	int
	🔊 title	string			B order	float
-	e topic	topicType			🔊 qipId	(qipIdType)
00 ×	e criterium	criteriumType	14		@ title	string
			_	(FB)	e topic	topicType
			$\sim$	0.*	e criterium	criteriumType
					B order	float
					@ qipId	(qipIdType)
				T	subTypes	subTypesType
					Je summary	summaryType
					e comment	commentTyp
					author	authorType
				-	validSince	dateType
				000	🖉 invalidSin	ce dateType
					e type	typeType
					e class	classType

#### Figure 5—topic element

e weight

🛃 dependent

weightType dependentType

The element **criterium** represents a Quality Check item. It has three attributes, as follows:

- The attribute **id** is unique and is used to strictly identify the criterium.
- The attribute **order** is used to specify the sequence order of different criteria. The tool uses this attribute to display in a GUI the list of criteria in a coherent order.
- The attribute **qipId** is the reference id in the IEEE QIP database.

The element **criterium** shown in Figure 6 contains the following elements:

- The element subTypes specifies the list of IP subtypes for which this criterium is relevant. If left empty, it means that the criterium is valid for any subtype. The expected values for the subtype are: Digital, Analog/AMS, I/O and ESD, Memory, MEMS, DupEnabled. The tool uses this attribute to select the appropriate list of criterium for assessment.
- The element **summary** contains the text in natural language, conveying the subject of the criterium. The tool uses this attribute to display the subject text of the criterium in a GUI.
- The element comment contains an additional text in natural language for extra comment. The tool uses this attribute to display comment text of the criterium in a GUI.

- The element **author** contains the name of the Quality Check item creator. The tool uses this attribute to display the author of the criterium in a GUI.
- The element **validSince** specifies the start date validity of the criterium. The tool uses this attribute to check the validity of the criterium.
- The element **invalidSince** specifies the end date validity of the criterium. The tool uses this attribute to check the validity of the criterium.
- The element **type** specifies the type of expected answers to the criterium; there are three kinds of answers: a/o/n (a/o/n, Always, Often, Never), y/n (y/n, y, n), or empty for free text. The tool uses this attribute to propose the possible answer values for the assessment of the criterium.
- The element **class** specifies the class of the criterium; there are four classes: Imperative, Rule, Guideline, or Optional. The tool uses this attribute to classify the criterium.
- The element **weight** specifies the integer score of the criterium when satisfied. The tool uses this attribute for scoring and consolidation.
- The element dependent specifies the integer id of another criterium from which the current criterium depends. If the referenced criterium is not satisfied then the current criterium is not relevant. The tool uses this attribute to identify the parent of the criterium.

	📳 criteri	итТуре	(qipIdType)
	🔊 id	int	
	🔊 order	float	🔊 💽 subTypesType
	@ qipId	(qipIdType)	🚥 🙀 subType [0*] subTypeTyp
ĨŤ	subTypes	subTypesType	
-	률 summary	summaryType	
-	🛃 comment	commentType	
	📌 author	authorType	CommentType
	validSince	dateType	
	률 invalidSince	dateType	authorType
	🕞 type	typeType	
-	📌 class	classType	date lype
-	e weight	weightType	
	📌 dependent	dependentType	
	Decision of the		-
			( currited
			( weightType
			a dependentType

Figure 6—Criterium element

#### 5.1.1.1 Example

Copyright International Electrotechnical Commission

The following example shows the first lines of a golden XML listing the standard quality checks for a Vendor Assessment purpose:

<pre></pre>
IEEE P1734 QIP Standard - Golden XML Reference by edacentrum
<ieee_p1734:qipreference <="" ieee_p1734:version="0.1" td=""></ieee_p1734:qipreference>
xmlns:ieee_p1734="http://standards.ieee.org/downloads/1734/1734-2011"
xmlns:xs="http://www.w3.org/2001/XMLScheme" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schewalocation="http://standards.ieee.org/downloads/1734/1734-2011 http://standards.ieee.org/downloads/1734/1734-2011/qip_golden.xsd">
<pre><ieee_p1734:assessment ieee="" p1734:10="1" p1734:order="0" p1734:title="Vendor"></ieee_p1734:assessment></pre>
<ieee_p1734:topic <="" ieee_p1734:id="1" ieee_p1734:order="100" ieee_p1734:qipid="1" td=""></ieee_p1734:topic>
ieee_p1734:title="Vendor Assessment">
<ieee_p1734:topic <="" ieee_p1734:id="2" ieee_p1734:order="110" ieee_p1734:qipid="1.01" td=""></ieee_p1734:topic>
<pre>izee p1734:title="Processes"&gt;</pre>
<ieee_pl734:criterium iese_pl734:id="1" iese_pl734:order="1" isse_pl734:qipid="1.01.01"></ieee_pl734:criterium>
<iece_p1734:subtypes></iece_p1734:subtypes>
<ieee_p1734;summary>Is the vendor or the IP department certified for a industry</ieee_p1734;summary>
quality standard like e.g. IS09001, CMMI, IS0/TS, 16949 or
others?
<ieee_p1734:comment></ieee_p1734:comment>
<ieee_p1734:author>IEEE P1734 QIP Working Group</ieee_p1734:author>
<ieee_pl734:validsince>2008-04-19 00:00:00</ieee_pl734:validsince>
<ieee_pl734:invalidsince></ieee_pl734:invalidsince>
<ieee_p1734:type>y/n</ieee_p1734:type>
<ieee_p1734:class>Rule</ieee_p1734:class>
<ieee_p1734;weight>5</ieee_p1734;weight>
<ieee_p1734:dependent></ieee_p1734:dependent>
<ieee_p1734:criterium 1ece_p1734:id="2" iece_p1734:order="2" iece_p1734:qipid="1.01.02"></ieee_p1734:criterium>
<ieee_p1734:subtypes></ieee_p1734:subtypes>
<ieee_p1734:summary>Is the development process for IP defined and</ieee_p1734:summary>
documented?
<ieee_p1734:comment></ieee_p1734:comment>
<iece_p1734:author>IEEE P1734 QIP Working Group</iece_p1734:author>
<ieee_p1734:validsince>2008-04-19 00:00:00</ieee_p1734:validsince>
<ieee_p1734:invalidsince></ieee_p1734:invalidsince>
<ieee_p1734:type>y/n</ieee_p1734:type>
<pre>{ieee_p1734:class&gt;Rule</pre>
<ieee_p1734;weight>5</ieee_p1734;weight>
<pre><iece_p1734:dependent></iece_p1734:dependent></pre>
<ieee_pl734;criterium_ieee_pl734;id="3" ieee_pl734;order="3" ieee_pl734;qipid="1.01,03"></ieee_pl734;criterium_ieee_pl734;id="3">
<ieee_p1734:subtypes></ieee_p1734:subtypes>
<ieee_p1734;summary>Is the documented development process for IP followed</ieee_p1734;summary>
consistently?
<iece_p1734:comment>At a minimum, all new IP needs to use this</iece_p1734:comment>
process.
<ieee_p1734:author>IEEE P1734 QIP Working Group</ieee_p1734:author>
<pre><iece_p1734:validsince>2008-04-19 00:00:00</iece_p1734:validsince></pre>
<pre><li><lee_pl734:invalidsince></lee_pl734:invalidsince></li></pre>
<leee_p1734:type>y/n</leee_p1734:type>
<ieee_p1734:class>Rule</ieee_p1734:class>
<ieee_p1734;weight>5</ieee_p1734;weight>
<ieee_p1734:dependent></ieee_p1734:dependent>

#### 5.2 QIP schema structure for the answer XML

This second schema of the QIP specification is used to describe the answers to the IP quality metrics. The element qipAnswer, Figure 7, is the top level element of this schema.

e qipAnswer	▶ (qi	pAnswerType)
	@ version	float
	assessment	[1*] (assessmentType)

Figure 7—qipAnswer element

#### 5.2.1 Description

Copyright International Electrotechnical Commission

The top level element **qipAnswer** has an attribute **version** that specifies the version number of the golden XML file. This version number is used to keep a common reference between the different XML files: golden and answer XML files.

The top level element **qipAnswer** contains one or multiple elements **assessment**.

The element **assessment**, shown in Figure 8, represents the set of quality metrics used for a given type of quality assessment: Vendor, Soft IP Integration, Soft IP Development, Hard IP Integration, Hard IP Development, Verification IP, or Software IP. It has one attribute, as follows:

— The attribute **id** is unique and is used to strictly identify the assessment.

The element assessment contains one or multiple elements criterium.

The element criterium represents a Quality Check item. It has one attribute, as follows:

— The attribute **id** is unique and is used to strictly identify the criterium.

The element **criterium** contains the following elements:

- The element answer contains answer to the criteria. The expected values for the answer are: a/o/n, Always, Often, Never, y/n, y, n, or empty for free text. The tool uses this attribute to write or read the answer of the criterium.
- The element comment contains a text in natural language for comment. The tool uses this attribute to write or read the comment of the criterium.



Figure 8—assessmentType element

#### 5.2.1.1 Example

Copyright International Electrotechnical Commission

The following example shows the first lines of an answer XML for an example of Hard IP Development quality checks:

#### IEC 62014-5 IEEE Std 1734-2011

<	eee p1734:qipAnswer xmlns:ieee p1734="http://standards.ieee.org/downloads/1734/1734-2011"
	xmlns:xs="http://www.w3.org/2001/XMLSchema"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://standards.ieee.org/downloads/1734/1734-2011/qip_answer.xsd">
	<ieee ieee="" pl734:assessment="" pl734:id="7"></ieee>
	<ieee ieee="" pl734:criterium="" pl734:id="759"></ieee>
	<ieee p1734:answer="">n</ieee>
	<ieee pl734:comment=""></ieee>
	<ieee ieee="" pl734:criterium="" pl734:id="761"></ieee>
	<ieee p1734:answer="">y/n</ieee>
	<ieee p1734:comment=""></ieee>
	<ieee ieee="" pl734:criterium="" pl734:id="762"></ieee>
	<ieee p1734:answer="">y</ieee>
	<ieee p1734:comment=""></ieee>
	<ieee_pl734:criterium ieee_pl734:id="763"></ieee_pl734:criterium>
	<ieee p1734:answer="">y</ieee>
	<ieee p1734:comment=""></ieee>
	<ieee_p1734:criterium ieee_p1734:id="764"></ieee_p1734:criterium>
	<ieee_p1734:answer>y</ieee_p1734:answer>
	<iee_p1734:comment></iee_p1734:comment>
	<ieee_p1734:criterium ieee_p1734:id="765"></ieee_p1734:criterium>
	<ieee_p1734:answer>y</ieee_p1734:answer>
	<iee_p1734:comment></iee_p1734:comment>
	<ieee_p1734:criterium ieee_p1734:id="766"></ieee_p1734:criterium>
	<ieee_p1734:answer>y</ieee_p1734:answer>
	<ieee_p1734:comment></ieee_p1734:comment>
	<ieee_pl734:criterium ieee_pl734:id="767"></ieee_pl734:criterium>
	<ieee_p1734:answer>y</ieee_p1734:answer>
	<ieee_p1734:comment></ieee_p1734:comment>

## 5.3 Tooling requirements for operating on golden XML

The golden XML file contains the complete list of quality criteria (or questions) classified by topic and assessment type. The XML elements criterium, topic, and assessment contain attributes and subelements, used to store the relevant data and information to enable automation of the QIP management with tools. The golden XML can be downloaded from the online IEEE repository.<sup>11</sup>

The tool shall read and parse the golden XML file, check the semantic of the imported XML file with the golden XML schema, and translate the XML structure in a proprietary data structure format. The golden XML schema file is accessible from the online IEEE repository.<sup>12</sup>

If an error is detected during the golden XML file import, the tool shall display an explicit message with the detailed information for debugging and stop the import operation without creating or updating its internal data structure. By way of example, an error shall be generated if a wrong value is supplied for a field subType. See Figure 9 for an example of a means for displaying this information.

<sup>&</sup>lt;sup>11</sup> Available at http://standards.ieee.org/downloads/1734/1734-2011/ieee-qip-golden.xml.

<sup>&</sup>lt;sup>12</sup> Available at http://standards.ieee.org/downloads/1734/1734-2011/qip\_golden.xsd.

8	Error
	Import Failure
Error Details ERROR(line 9): c enumeration '[Dig must be a value fi 'Analog' of element	vc-enumeration-valid: Value 'Analog' is not facet-valid with respect to ital, Analog/AMS, I/O and ESD, Memory, MEMS, DupEnabled]'. It rom the enumeration. ERROR(line 9): cvc-type.3.1.3: The value nt 'ieee_p1734:subType' is not valid.

Figure 9—Golden XML import error

If no errors are detected during the golden XML file import, the tool shall create or update its internal data structure with the information provided in the golden XML file.

The tool shall interpret the different XML elements and attributes as described in 4.3.1.

The tool shall operate on the QIP criteria following the rules described in the Annex B.

#### 5.3.1 QIP checklist table construction using the golden XML

The top level element of the golden XML file holds the version number of the golden XML file and the URL for XML schemas. The tool shall use the attributes xmlns:\* to search for the golden XML schema. The tool should store the float attribute **version** in its internal data structure to later check the coherence with imported answer XML files version.

Example:

```
<ieee_p1734:qipReference ieee_p1734:version="0.1" xmlns:ieee_p1734="
http://standards.ieee.org/downloads/1734/1734-2011 "
xmlns:xs="http://www.w3.org/2001/XMLSchema"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation=" http://standards.ieee.org/downloads/1734/1734-2011
http://standards.ieee.org/downloads/1734/1734-2011/qip_golden.xsd">
...
</ieee p1734:qipReference>
```

#### 5.3.2 Assessments

The second level elements of the golden XML file represent the highest level topical areas of the QIP: the types of assessment. These are: Vendor, Soft IP Integration, Soft IP Development, Hard IP Integration, Hard IP Development, Verification IP, Software IP.

Example:

```
<ieee_p1734:assessment ieee_p1734:id="1" ieee_p1734:order="1"
ieee_p1734:title="Vendor">
....
</ieee_p1734:assessment>
```

The tool shall create a specific assessment table for each second level element of the golden XML. The text attribute **title** shall be used by the tool to display the title of the assessment table.

#### 5.3.3 Top level topics

The third level elements of the golden XML file represent the top level topical areas of the QIP assessment. These are: Vendor Assessment, IP Ease of Reuse, Design & Verification Quality.

Example:

```
<ieee_p1734:topic ieee_p1734:id="101" ieee_p1734:order="1"
ieee_p1734:qipId="1" ieee_p1734:title="IP Ease of Reuse">
...
</ieee_p1734:topic>
```

The tool shall create a specific section for each third level element of the golden XML, within the assessment table. The attribute **qipId** shall be used by the tool to form and display a unique name for the section header row. The text attribute **title** shall be used by the tool to display the title of the top level topical area in the header row of the corresponding section. The float attribute **order** shall be used by the tool to display the different top level topical areas in the proper order.

#### 5.3.4 Topics

The fourth level elements of the golden XML file represent the topical areas within the top level topical areas of the QIP assessment. These are for example: Configurability and Parameterization, Build Environment, Portability Issues, and others.

Example:

```
<ieee_p1734:topic ieee_p1734:id="103" ieee_p1734:order="3"
ieee_p1734:qipId="1.1.1" ieee_p1734:title="Configurability and
Parameterization">
...
</ieee_p1734:topic>
```

The tool shall create a specific section for each fourth level element of the golden XML, within the parent top level topical area sections of the assessment table. The attribute **qipId** shall be used by the tool to form and display a unique name for the section header row. The text attribute **title** shall be used by the tool to display the title of the topical area in the header row of the corresponding section. The float attribute **order** shall be used by the tool to display the different topical areas in the proper order.

#### 5.3.5 Questions

The fifth level elements of the golden XML file represent either the final topical sub-areas or questions (criterium elements). The sixth level elements of the golden XML file, if any, represent questions (criterium elements). The criterium elements are the leaves of the tree structure.

Example:

```
<ieee_p1734:criterium ieee_p1734:id="468" ieee_p1734:order="1"
ieee_p1734:qipId="1.1.1.1">
<ieee_p1734:subTypes>
```

```
<ieee_p1734:subType>Digital</ieee_p1734:subType>
<ieee_p1734:subType>Analog/AMS</ieee_p1734:subType>
<ieee_p1734:subType>Memory</ieee_p1734:subType>
</ieee_p1734:subTypes>
<ieee_p1734:summary>Can you change the parametrics through pin
programmability?</ieee_p1734:summary>
<ieee_p1734:comment/>
<ieee_p1734:author>IEEE P1734 QIP Working Group</ieee_p1734:author>
<ieee_p1734:validSince>2008-04-19 00:00:00</ieee_p1734:validSince>
<ieee_p1734:invalidSince/>
<ieee_p1734:type>y/n</ieee_p1734:type>
<ieee_p1734:class>Rule</ieee_p1734:class>
<ieee_p1734:weight>5</ieee_p1734:weight>
<ieee_p1734:dependent>467</ieee_p1734:dependent/>
</ieee_p1734:criterium>
```

The tool shall create a specific row for each fifth or sixth level criterium element of the golden XML file, within the parent topical area sections of the parent top level topical area sections of the assessment table. The attribute **qipId** shall be used by the tool to form and display a unique name for the question row. The float attribute **order** shall be used by the tool to display the different questions (criterium) in the proper order. The enumerated field **subTypes** shall be used by the tool to filter the question depending of the IP subtype selected by the user. The tool shall not display a question that does not reference the user's selected subtype in its subtypes list.

The tool should display the text of the field **summary** in the question row. The tool should propose an entry for user's **comment** in the question row. The tool shall propose a choice list for the answer entry with enumerated values depending of the field **type**: there are three kinds of answers: a/o/n (a/o/n, Always, Often, Never), y/n (y/n, y, n) or text.

The tool shall manage the dependency between the questions by masking the questions having its dependency parent, id specified in the field **dependent**, negatively answered. In the example in Figure 10, if the question with qipId 1.1.1.1 is negatively answered, there is no need to answer the question with qipId 1.1.1.3, and therefore the corresponding question row for qipId 1.1.1.3 in the assessment table should be disabled.

	Level 2:	gipId	title / summary	answer	score	comment
Lorrol 2.	assessment	1		1	1	a series and the series of the
Level 5:		_	v			
top <u>level</u> t	topical area 🛛 🔨 💊		Hard IP Development	•	•	•
order -	X	1	IP Fase of Reuse	1	164	
ULUEL		1.1	Ease of Integration	******	164	
	Level 4.	1, 1, 1	Configurability and Parameterization		0	
1	LEVEL 4.	1.1.1.1	Is the IP configurable?	n e		
	topical area	1.1.1.3	Can you change the parametrics through pin programmability?			
		1.1.2	Build Environment	C. C	N	
i I	Level 5:	1.1.2.1	Does the IP have a documented and well ordered directory structure?	у	5	dependent
i l	topical sub-area	1. 1. 2. 2	Will the build environment automatically create any of the directories or intermediate working files it needs as part of the build process?	У	2	dependent
1		1.1.3	Portability Issues		25	
į –	Level 6: question	1. 1. 3. 1	Have module name-space collisions been avoided by adopting a non-interfering naming convention?	y	- 10	
		1. 1. 3. 2	Except for the top-most level, are all file pathnames relative?	y/n	< 6	
		1. 1. 3. 3	Is the IP independent of environment variables including the SPATH variable?	n		
i I		1. 1. 3. 4	Are the power and ground names in the analog domain named differently than the digital power & grounds?	y	6	— type
		1. 1. 4	Extensibility	1.000	0	
i I		1. 1. 4. 1	Is IP designed with a building block approach with cleanly defined and functionally discrete sub-blocks?	n	0	
5		1. 1. 5	System Level Modeling	1	0	
		1.1.5.1	Have Ideal elements and limitations of model been documented?	n	0	
		1. 1. 6	Block-Level Verification Environment		40	
		1. 1. 6. 1	Are simulations being run over the appropriate combinations of case, voltage, and temperature?	У	10 🗲	— weight
		1. 1. 6. 2	Have circuit performance characteristics been checked against datasheet requirements?	у	10	
		1. 1. 6. 3	Are test bench driver/monitors consistent with analog/mixed signal guidelines?	y	5	**********
1		1. 1. 6. 4	Have circuits been simulated from full layout extraction with parasitic circuit elements, including thinox/poly/metal fill patterns?	y	5	
1		1.1.6.5	Have simulations been run with the most up to date device models?	y	10	
V		1. 1. 6. 7	Have test points been added to circuits and any critical nodes?	n	0	

Figure 10—Illustration with the QIP spreadsheet

#### 5.3.6 Scoring and consolidation

Copyright International Electrotechnical Commission

The tool shall assign the value of the field **weight** of the element criterium to the score of a question answered positively, and zero (0) otherwise. The score of a question shall be displayed in the corresponding questions row of the assessment table.

The tool shall hierarchically consolidate the scores by summing the values and display the consolidated values in the headers of the topical sub-areas sections (if any), in the headers of the topical areas sections, and in the headers of the top level topical areas sections.

The tool should also create and display different summary tables, as follows:

- Consolidated scores for the different classes of questions: Imperative not satisfied; Rules and Guidelines not satisfied; Satisfied Imperatives, Rules, and Guidelines. The tool shall use the field class of the element criterium to identify the class of a question.
- Percentage of points obtained out of the total possible points, per top level topical area, per assessment table, for a group of assessment tables.

QIP is a tool to help to objectively contrast alternatives and make an informed decision. QIP does not give pass or fail grades. Only the IP User can make that decision based on the specific assessments and applicability to their end application.

## 5.4 Relationship between golden XML and completed XML

The answer XML file is used to communicate only the answers and comments to the questions of the QIP. The criteria (or questions) are identified by the attribute and contains only the elements answer and comment.

The answer XML file is lighter than the golden XML file and the correspondence between the two XML files is achieved with the attributes id of the criteria.

The tool shall read and write answer XML files to formally exchange the QIP assessment results. The list of QIP criteria (or questions) is loaded once by reading the complete golden XML file and then only the needed data for the answers and the comments to the questions are exchanged, allowing better performances than reading a complete description each time. Moreover, changes can be done in the description of the criteria without impacting existing QIP assessments recorded as answer XML files (knowing that the reference id itself cannot be changed).

The tool shall read and parse the answer XML file, check the semantic of the imported XML file with the answer XML schema, and store the answer and comment fields from the XML structure in a data structure format, using the attribute id for criteria mapping. The answer XML schema file is accessible from the online IEEE repository.<sup>13</sup>

If an error is detected during the answer XML file import, the tool shall display an explicit message with the detailed information for debugging and stop the import operation without updating its internal data structure. By way of example, an error shall be generated if the imported file is not compliant with the answer XML schema "qip\_answer.xsd." For example, Figure 11 shows a possible means to display a field name error.



Figure 11—Answer XML import error

Alternately, a tool that is capable of running in batch mode should output a file with a return code for error reporting. If no errors are detected during the answer XML file import, the tool shall update its internal data structure with the information provided in the answer XML file.

The tool shall write the QIP assessment results by translating the answer and comment fields from its internal data structure format to the answer XML file. The tool shall use the answer XML schema to export the answer XML file with the expected semantic.

## 5.5 User extensions

Copyright International Electrotechnical Commission

An IP integrator may request, or an IP provider may provide, additional quality criteria beyond what is defined in the QIP schema. The IP provider's quality assessment tool should support the addition of criteria, without losing any of the predefined quality criteria. The new criteria shall be formatted in the same manner as the other criterium elements, including the following:

<sup>&</sup>lt;sup>13</sup> Available at http://standards.ieee.org/downloads/1734/1734-2011/qip\_answer.xsd.

- subTypes element
- summary element
- **comment** element
- author element
- type element
- class element

Copyright International Electrotechnical Commission

— weight element

The **validSince** and **invalidSince** elements are optional. The element **dependent** shall be used if the current criterium depends upon another criterium. A slightly different numbering scheme shall be used to immediately differentiate the user extended criteria from the predefined criteria.

The IP integrator's quality assessment tool shall be able to read these additional criterium, but should flag that they have been included.

## 6. Compatibility with VSIA QIP

While the intent of this standard is to be compatible with the VSIA QIP, several idiosyncrasies with the previous spreadsheet implementations have necessitated some changes. For continuity, the VSIA kept the original question numbering from version 2.0 through its final release of version 4.0, with a few exceptions. This resulted in some variations in question number sequencing. For example, a question that may have been re-categorized from one sheet to another, kept the same ID number as was assigned in version 2. An example of this is the question pertaining to training for an IP. This was originally on the "Vendor" assessment sheet in the "Support" category. However, because the criteria on the "Vendor" assessment should be generic and applicable to all IP that are supplied, the question was moved to the "Integration" assessments in the "IP Ease of Reuse" topic, resulting in non-sequential ID numbers: 1.1.1, 1.1.2, 1.1.3, 1.8.7, etc. Note that these numbers correspond to the qipId-XML-schema-attribute that has been maintained for backward compatibility with the VSIA QIP, and not the unique id-XML-schema-attribute. The latter attribute is the one used in the answer XML for validation with the schema.

Two examples of the VSIA continuity numbering exceptions referred to above are as follows. In the "Ease of Synthesis" section in the "Soft IP Integration" assessment, VSIA Version 2 used the IDs 1.3.8.2 and 1.3.8.4, but these were sequentially renumbered in a later VSIA release to 1.3.8.1 and 1.3.8.2. In the "Design for test and manufacturing" section, VSIA Version 2 used the IDs 2.1.6.1, 2.1.6.2, 2.1.6.3, 2.1.6.6 and again, these were sequentially renumbered in a later VSIA release to be 2.1.6.1-4. The latter numbering in both examples is what is supported by this standard.

It is beyond the scope of this document to detail all of the historical changes in the VSIA spreadsheet versions. However, there are some differences between the implemented QIP schema and the most recent VSIA release, version 4, which has been used as the golden reference for this work. Users who want to port previously completed QIP spreadsheets should be aware of these differences listed in Table 1:

Table 1—ID changes

Assessment type	VSIA QIP v4 ID	IEEE QIP v1 ID
Digital Verification IP	1.2.3	1.2.2.3
Digital Verification IP	1.2.2.3	1.2.2.4
Digital Verification IP	1.8.7	1.2.3.5
HardIP Int	1.8.7	1.1.1.4
HardIP Int	1.2.3	1.1.1.5
HardIP Int	1.1.1.5	1.1.1.6
Soft IP Integration	1.8.7	1.1.4
Soft IP Integration	1.2.3	1.1.5
Soft IP Integration	1.1.5	1.1.6

## Annex A

(informative)

## **Bibliography**

Bibliographical references are resources that provide additional or helpful material but do not need to be understood or used to implement this standard. Reference to these resources is made for informational use only.

[B1] IEC/IEEE 61691-1-1, Behavioral languages—Part 1: VHDL language reference manual.<sup>14</sup>

[B2] IEEE Std 1364<sup>TM</sup>, IEEE Standard for Verilog Hardware Description Language.<sup>15</sup>

[B3] ISO/IEC 8879, Information processing—Text and office systems—Standard Generalized Markup Language (SGML).<sup>16</sup>

[B4] RFC 2119, Key words for use in RFCs to Indicate Requirement Levels.<sup>17</sup>

<sup>&</sup>lt;sup>14</sup> IEEE publications are available from the Institute of Electrical and Electronics Engineers, Inc., 445 Hoes Lane, Piscataway, NJ 08854-4141, USA (http://standards.ieee.org).

<sup>&</sup>lt;sup>15</sup> The IEEE standards or products referred to in Annex A are trademarks owned by the Institute of Electrical and Electronics Engineers, Incorporated.

<sup>&</sup>lt;sup>16</sup> ISO/IEC publications are available from the ISO Central Secretariat, Case Postale 56, 1 rue de Varembé, CH-1211, Genève 20, Switzerland/Suisse (http://www.iso.ch/). ISO/IEC publications are also available in the United States from the American National Standards Institute, 25 West 43rd Street, 4th Floor, New York, NY 10036, USA (http://www.ansi.org/). <sup>17</sup> Available at http://www.ietf.org/rfc/rfc2119.txt.

## Annex B

(normative)

## Semantic consistency rules

For a QIP document or a set of QIP documents to be valid, they shall, in addition to conforming to the QIP schema, obey certain semantic rules. While many of these are described informally in other subclauses of this document, this chapter defines them formally. Tools generating QIP documents shall ensure these rules are obeyed. Tools reading QIP documents shall report any breaches of these rules to the user.

## **B.1 Rule listings**

Copyright International Electrotechnical Commission

Most of the semantic rules listed here can be checked purely by manually examining a set of QIP documents.

#### **B.1.1 Assessment summary**

Rule number	Rule	Notes
1.1	The name of the IP vendor shall be included.	
1.2	The name or part number of the IP that is being assessed shall be included.	
1.3	The highest level topical area shall be for the type of assessment.	Vendor Assessment Soft IP Integration Soft IP Development Hard IP Integration Hard IP Development Verification IP Software IP
1.4	Hard IP types shall be defined for all hard IP assessments.	Digital Analog/AMS I/O & ESD Memory MEMS
1.5	The technologies associated with Hard IP shall be included.	
1.6	The assessment type shall be defined for all assessments.	Vendor Vendor & Integration Vendor, Integration & Development

#### Table B.1—Assessment summary

Coovright International Electrotechnical Commission

## **B.1.2 Questions and numbering**

Rule Number	Rule	Notes
2.1	Question text cannot be changed.	
2.2	Each question has a unique numerical identifier.	
2.3	If a question is retired, the numerical identifier is also retired.	
2.4	If a question is added, a new unique numerical identifier is also added and associated with the question.	
2.5	Questions shall be grouped by topical areas.	
2.6	The topical areas shall form the basis of the numbering scheme.	
2.7	Up to three sub-areas may be used for each top level topical area.	
2.8	Questions shall be as brief as possible, but additional remarks may be included.	

Table B.2—Questions and numbering

## **B.1.3 Question handling**

Rule Number	Rule	Notes
3.1	Questions shall be classified as Imperative, Rule, Guideline, Optional, Mitigable.	
3.2	Optional questions when answered "y," shall enable the subsequent detailed questions that are dependent on the optional question.	
3.3	Optional questions when answered "n," shall disable the subsequent detailed questions that are dependent on the optional question.	
3.4	Optional questions when answered "n," the subsequent detailed questions shall be removed from the completion and scoring metrics.	
3.5	Legal question answer options cannot be changed.	
3.6	Questions shall be quantitative and answerable by yes or no ("y" or "n").	When unavoidable, always/often/never ("a" or "o" or "n") may be used for guideline weighted questions only. The ESD Rating questions for hard IP integration assessments require textual answers that should be included in the comment fields.
3.7	All questions shall have a free text field for additional explanatory comments.	
3.8	Questions that are not applicable to the IP being assessed shall be answered "n" or "never" and "N/A" or "not applicable" shall be entered into the comment field.	
3.9	Hard IP questions may be duplicated in a single answer XML file to differentiate criteria results for the same IP in different technologies.	The qipID shall be replaced with the secondary technology.

Table	B 3—	Question	handling
ιανισ	D.J	Question	nanunng

## **B.1.4 Hierarchy**

Rule Number	Rule	Notes
4.1	The top-level of hierarchy is the View.	
4.2	The second level is the Area of Concern.	
4.3	The third level may be Topics.	
4.4	Beneath the lowest applicable hierarchical category are questions.	
4.5	All questions and their Topic header row are grouped together so that it is possible to collapse the display to just the header row.	
4.6	All Topics and their Area of Concern header row are grouped together so that it is possible to collapse the display to just the header row.	
4.7	All Areas of Concern and their View header rows are grouped together so that it is possible to collapse the display to just the header row.	

## Table B.4—Hierarchy

## B.1.5 Usage

Coovright International Electrotechnical Commission

#### Table B.5—Usage

Rule Number	Rule	Notes
5.1	IP Providers, or those completing the metric, may not change any question classification, weight or legal answer.	
5.2	IP Users, or those evaluating the metric, may change only the classification (imperative, rule, etc.) of the questions to customize for their applications.	

## B.1.6 Scoring

Coovright International Electrotechnical Commission

## Table B.6—Scoring

Rule Number	Rule	Notes
6.1	Questions grouped by topical areas and corresponding Question scores shall roll up into Topical scoring.	
6.2	Topical scoring shall roll up into Overall score for the IP.	
6.3	Imperatives shall be assigned a weight of 10 points.	y = 10  pt, n = 0  pt
6.4	Rules shall be assigned a weight of 5 points.	y = 5 pt, n = 0 pt
6.5	Guidelines shall be assigned a weight of 2 points.	y = 2 pt, n = 0 pt a = 2 pt, o = 1 pt, n = 0 pt
6.6	Optional questions have no weight.	
6.7	Mitigable questions have no weight, however they are counted as a "Rule" in the question count roll up.	
6.8	Section scoring (Topical or Overall) is equal to the % of points obtained out of the total possible points for questions answered.	

## B.1.7 Display

Rule Number	Rule	Notes
7.1	Overall score summary table lists IP overall score (% of pts scored out of total possible).	
7.2	Overall score summary table lists the number of questions answered unsatisfactorily as a "Traffic Light" visual.	The Imperatives, marked in red for "Danger," are the most important questions. (At a minimum, if this were a real product, the user would want all Imperative questions satisfied.) The Rules and Guidelines that were not satisfied, which are marked in orange/yellow for "Caution," are of lesser importance. Questions that received satisfactory answers are marked in green for "Go."
7.3	Topical summary table separately displayed for each high level area.	Vendor Assessment, Soft IP Integration, Soft IP Development, Hard IP Integration, Hard IP Development, Verification IP, Software IP
7.4	Topical summary table shall list the Topical area score.	(% of pts scored out of total possible)
7.5	Topical summary table lists the number of questions from Topical area answered unsatisfactorily as a "Traffic Light" visual.	The Imperatives, marked in red for "Danger," are the most important questions The Rules and Guidelines that were not satisfied, which are marked in orange/yellow for "Caution," are of lesser importance. Questions that received satisfactory answers are marked in green for "Go."
7.6	Topical summary table should have ability to drill down to individual questions contained in the topical area.	Question details should show question, assessment, score, comments, and question importance (Imperative, Rule, Guideline, or Optional) for each question. Based on question response, the question score shall have Traffic light color coding: Red = Danger = An imperative not being met (i.e., an "n" answer); Orange/Yellow = Caution = A Rule or Guideline not being met (i.e., an "n" answer); Green= Go = Question answered satisfactorily.

Table B.7—Display

## **B.1.8 User extensions**

Coovright International Electrotechnical Commission

Rule Number	Rule	Notes
8.1	Additional user specific criterium shall follow the same format as the predefined quality criteria.	
8.2	The qipID for user specific criterium shall be preceded by the letter "v."	
8.3	The qipID for user specific criterium shall be based on the topical areas numbering scheme.	

#### Table B.8—User extensions

## Annex C

(inforrmative)

## **IEEE List of Participants**

At the time this standard was submitted to the IEEE-SA Standards Board for approval, the Quality IP Metrics Working Group had the following membership:

#### Kathy Werner, Chair

Peter Arnoldy Victor Berman Stephane Bonniol Ahmed Dabbagh Gary Delp Yossi Drori Savario Fazzari Thad Gardner Marc Greenberg Steve Grout Camille Kokozaki Kenneth Larsen Minh Le Jordy Li Kenneth Lo Mark Mok Gerardo Nahum Ka Lun Ng Ingrid Oesten Michael Posner Omri Raisman David Schwan Rodrigo Souza Michel Tabusse Andreas Voerg Zongyao Wen Mobashar Yazdani Alex Zamfirescu

The following members of the entity balloting committee voted on this standard. Balloters may have voted for approval, disapproval, or abstention.

Accellera Organization, Inc. Advanced Micro Devices (AMD)

Copyright International Electrotechnical Commission

Cadence Design Systems, Inc. Freescale Semiconductor, Inc. Nokia Open SystemC Initiative (OSCI) Synopsys, Inc. When the IEEE-SA Standards Board approved this standard on 16 June 2011, it had the following membership:

Richard H. Hulett, Chair John Kulick, Vice Chair Robert M. Grow, Past Chair Judith Gorman, Secretary

Masayuki Ariyoshi William Bartley Ted Burse Clint Chaplin Wael Diab Jean-Philippe Faure Alexander Gelman Paul Houzé

Copyright International Electrotechnical Commission

Jim Hughes Joseph L. Koepfinger\* David J. Law Thomas Lee Hung Ling Oleg Logvinov Ted Olsen Gary Robinson Jon Walter Rosdahl Sam Sciacca Mike Seavey Curtis Siller Phil Winston Howard L. Wolfman Don Wright

\*Member Emeritus

Also included are the following nonvoting IEEE-SA Standards Board liaisons:

Satish K. Aggarwal, *NRC Representative* Richard DeBlasio, *DOE Representative* Michael Janezic, *NIST Representative* 

Lisa Perry IEEE Standards Program Manager, Document Development

Joan M. Woolery IEEE Standards Program Manager, Technical Program Development

## INTERNATIONAL ELECTROTECHNICAL COMMISSION

3, rue de Varembé PO Box 131 CH-1211 Geneva 20 Switzerland

Tel: + 41 22 919 02 11 Fax: + 41 22 919 03 00 info@iec.ch www.iec.ch